

# 适用于 1 节锂离子电池组的 bq27750 Impedance Track™ 电池电量监测计和保护解决方案

## 1 特性

- 高侧保护 N 沟道场效应晶体管 (FET) 驱动器，允许在故障期间进行串行总线通信
- 在电压、电流和温度方面具备可编程的保护功能
- 具有双路独立模数转换器 (ADC) 的模拟前端
  - 支持电流和电压的同步采样
  - 高精度库伦计数器，输入偏移误差 < 1 $\mu$ V (典型值)
- 支持低至 1m $\Omega$  的电流感测电阻，同时能够进行 1mA 电流测量
- SHA-1 认证响应器，用于提高电池组安全性
- 400kHz I<sup>2</sup>C™ 适用于高速编程和数据访问的总线通信接口
- 紧凑型 12 引脚超薄小外形尺寸无引线 (VSON) 封装 (DRZ)

## 2 应用

- 平板电脑
- 便携式和可穿戴式健康设备
- 便携式音频器件
- 高电荷电流 应用 (> 5A)

## 3 说明

德州仪器 (TI) 的 bq27750 Impedance Track™ 电池电量监测计和保护解决方案是一个高度集成的高精度 1 节电池电量监测计和保护解决方案。

bq27750 器件提供一个基于电池组的完全集成式解决方案，该解决方案具备闪存可编程的定制精简指令集 CPU (RISC)、安全保护以及身份验证，适用于 1 节锂离子电池和锂聚合物电池组。


bq27750 电量监测计通过一个与 I<sup>2</sup>C 兼容的接口进行通信，并将超低功耗的高速 TI bqBMP 处理器、高精度模拟测量功能、集成式闪存存储器、一组外设和通信端口、N 通道 FET 驱动器以及 SHA-1 身份验证变换响应器融合为一个完整的高性能电池管理解决方案。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
bq27750	VSON (12)	4mm x 2.5mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化电路原理图




## 目录

<b>1</b>	特性 .....	1	6.21	Data Flash.....	9
<b>2</b>	应用 .....	1	6.22	Current Protection Thresholds .....	9
<b>3</b>	说明 .....	1	6.23	Current Protection Timing .....	10
<b>4</b>	修订历史记录 .....	2	6.24	N-CH FET Drive (CHG, DSG).....	10
<b>5</b>	<b>Pin Configuration and Functions</b> .....	3	6.25	I <sup>2</sup> C Interface I/O .....	11
<b>6</b>	<b>Specifications</b> .....	4	6.26	I <sup>2</sup> C Interface Timing .....	11
6.1	Absolute Maximum Ratings .....	4	6.27	Typical Characteristics .....	12
6.2	ESD Ratings .....	4	<b>7</b>	<b>Detailed Description</b> .....	15
6.3	Recommended Operating Conditions.....	4	7.1	Overview .....	15
6.4	Thermal Information .....	5	7.2	Functional Block Diagram .....	15
6.5	Supply Current .....	5	7.3	Feature Description.....	16
6.6	Power Supply Control .....	5	7.4	Device Functional Modes.....	20
6.7	Low-Voltage General Purpose I/O, TS1 .....	5	<b>8</b>	<b>Application and Implementation</b> .....	21
6.8	Power-On Reset (POR) .....	6	8.1	Application Information.....	21
6.9	Internal 1.8-V LDO .....	6	8.2	Typical Applications .....	21
6.10	Current Wake Comparator.....	6	<b>9</b>	<b>Power Supply Requirements</b> .....	23
6.11	Coulomb Counter.....	6	<b>10</b>	<b>Layout</b> .....	24
6.12	ADC Digital Filter .....	7	10.1	Layout Guidelines .....	24
6.13	ADC Multiplexer .....	7	10.2	Layout Example .....	25
6.14	Internal Temperature Sensor .....	7	<b>11</b>	<b>器件和文档支持</b> .....	26
6.15	NTC Thermistor Measurement Support.....	7	11.1	文档支持 .....	26
6.16	High-Frequency Oscillator.....	8	11.2	商标.....	26
6.17	Low-Frequency Oscillator .....	8	11.3	静电放电警告.....	26
6.18	Voltage Reference 1 .....	8	11.4	Glossary .....	26
6.19	Voltage Reference 2 .....	8	<b>12</b>	<b>机械、封装和可订购信息</b> .....	26
6.20	Instruction Flash.....	8			

## 4 修订历史记录

日期	修订版本	注释
2017 年 6 月	*	最初发布版本

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	DRZ		
VSS	1	P <sup>(1)</sup>	Device ground
SRN	2	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
SRP	3	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
TS1	4	AI	Temperature input for ADC
SCL	5	I/O	Serial Clock for I <sup>2</sup> C interface; requires external pullup when used
SDA	6	I/O	Serial Data for I <sup>2</sup> C interface; requires external pullup
DSG	7	O	N-CH FET drive output pin
PACK	8	AI, P	Pack sense input pin
CHG	9	O	N-CH FET drive output pin
PBI	10	P	Power supply backup input pin
BAT	11	AI, P	Sense voltage input pin and power for battery
VCELL/INT	12	AI	Sense voltage input pin with option to configure as open drain interrupt pin
PWPD		—	Exposed Pad, electrically connected to VSS (external trace)

(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/O = Digital Input/Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, $V_{CC}$	BAT, PBI	-0.3	30	V
Input voltage range, $V_{IN}$	PACK	-0.3	30	V
	TS	-0.3	$V_{REG} + 0.3$	V
	SRP, SRN	-0.3	0.3	V
	BAT	$V_{CELL/INT} - 0.3$	$V_{CELL/INT} + 8.5$ or $V_{SS} + 30$	V
	VCELL/INT	$V_{SS} - 0.3$	$V_{SS} + 8.5$	V
Output voltage range, $V_O$	CHG, DSG	-0.3	32	V
Maximum VSS current, $I_{SS}$			±50	mA
Functional Temperature, $T_{FUNC}$		-40	110	°C
Lead temperature (soldering, 10 s), $T_{SOLDER}$			±300	°C
Storage temperature range, $T_{STG}$		-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	BAT, PBI	2.2		26	V
$V_{SHUTDOWN-}$	Shutdown voltage	$V_{PACK} < V_{SHUTDOWN-}$	1.8	2.0	2.2	V
$V_{SHUTDOWN+}$	Start-up voltage	$V_{PACK} > V_{SHUTDOWN-} + V_{HYS}$	2.05	2.25	2.45	V
$V_{HYS}$	Shutdown voltage hysteresis	$V_{SHUTDOWN+} - V_{SHUTDOWN-}$		250		mV
$V_{IN}$	Input voltage range	SDA, SCL			5.5	V
		TS1			$V_{REG}$	
		SRP, SRN	-0.2		0.2	
		BAT	$V_{VCELL/INT}$		$V_{VCELL/INT} + 5$	
		VCELL/INT	$V_{VSS}$		$V_{VSS} + 5$	
		PACK			26	
$V_O$	Output voltage range	CHG, DSG			26	V
$C_{PBI}$	External PBI capacitor		2.2			µF
$T_{OPR}$	Operating temperature		-40		85	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		bq27750		UNIT
		VSON (DRZ)		
		12 PINS		
R <sub>θJA, High K</sub>	Junction-to-ambient thermal resistance	186.4		°C/W
R <sub>θJC(top)</sub>	Junction-to-case(top) thermal resistance	90.4		
R <sub>θJB</sub>	Junction-to-board thermal resistance	110.7		
ψ <sub>JT</sub>	Junction-to-top characterization parameter	96.7		
ψ <sub>JB</sub>	Junction-to-board characterization parameter	90		
R <sub>θJC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	n/a		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, [SPRA953](#).

## 6.5 Supply Current

Typical values stated where T<sub>A</sub> = 25°C, Min/Max values stated where T<sub>A</sub> = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
I <sub>NORMAL</sub> <sup>(1)</sup>	NORMAL mode	CHG = ON, DSG = ON, No Flash Write		250		μA
I <sub>SLEEP</sub> <sup>(1)</sup>	SLEEP mode	CHG = OFF, DSG = OFF, No Communication on Bus		100		
I <sub>SHUTDOWN</sub>	SHUTDOWN mode			0.5	2	μA

(1) Dependent on the use of the correct firmware (FW) configuration

## 6.6 Power Supply Control

Typical values stated where T<sub>A</sub> = 25°C, Min/Max values stated where T<sub>A</sub> = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>SWITCHOVER-</sub>	BAT to PACK switchover voltage	V <sub>BAT</sub> < V <sub>SWITCHOVER-</sub>	2.0	2.1	2.2	V
V <sub>SWITCHOVER+</sub>	PACK to BAT switchover voltage	V <sub>BAT</sub> > V <sub>SWITCHOVER-</sub> + V <sub>HYS</sub>	3.0	3.1	3.2	V
V <sub>HYS</sub>	Switchover voltage hysteresis	V <sub>SWITCHOVER+</sub> – V <sub>SWITCHOVER-</sub>		1000		mV
I <sub>LKG</sub>	Input Leakage current	BAT pin, BAT = 0 V, PACK = 25 V			1	μA
		PACK pin, BAT = 25 V, PACK = 0 V			1	
		BAT and PACK pins, BAT = 0 V, PACK = 0 V, PBI = 25 V			1	
R <sub>PACK(PD)</sub>	Internal pulldown resistance	PACK	30	40	50	kΩ

## 6.7 Low-Voltage General Purpose I/O, TS1

Typical values stated where T<sub>A</sub> = 25°C, Min/Max values stated where T<sub>A</sub> = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input		0.65 x V <sub>REG</sub>			V
V <sub>IL</sub>	Low-level input			0.35 x V <sub>REG</sub>		V
V <sub>OH</sub>	Output voltage high	I <sub>OH</sub> = – 1.0 mA	0.75 x V <sub>REG</sub>			V
V <sub>OL</sub>	Output voltage low	I <sub>OL</sub> = 1.0 mA		0.2 x V <sub>REG</sub>		V
C <sub>IN</sub>	Input capacitance			5		pF
I <sub>LKG</sub>	Input leakage current				1	μA

## 6.8 Power-On Reset (POR)

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{REGIT-}}$ Negative-going voltage input	$V_{\text{REG}}$	1.51	1.55	1.59	V
$V_{\text{HYS}}$ Power-on reset hysteresis	$V_{\text{REGIT+}} - V_{\text{REGIT-}}$	70	100	130	mV
$t_{\text{RST}}$ Power-on reset time		200	300	400	$\mu\text{s}$

## 6.9 Internal 1.8-V LDO

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{REG}}$ Regulator voltage		1.6	1.8	2.0	V
$\Delta V_{\text{O(TEMP)}}$ Regulator output over temperature	$\Delta V_{\text{REG}}/\Delta T_A$ , $I_{\text{REG}} = 10\text{ mA}$	$\pm 0.25\%$			
$\Delta V_{\text{O(LINE)}}$ Line regulation	$\Delta V_{\text{REG}}/\Delta V_{\text{BAT}}$ , $V_{\text{BAT}} = 10\text{ mA}$	-0.6%		0.5%	
$\Delta V_{\text{O(LOAD)}}$ Load regulation	$\Delta V_{\text{REG}}/\Delta I_{\text{REG}}$ , $I_{\text{REG}} = 0\text{ mA}$ to $10\text{ mA}$	-1.5%		1.5%	
$I_{\text{REG}}$ Regulator output current limit	$V_{\text{REG}} = 0.9 \times V_{\text{REG(NOM)}}$ , $V_{\text{IN}} > 2.2\text{ V}$	20			mA
$I_{\text{SC}}$ Regulator short-circuit current limit	$V_{\text{REG}} = 0 \times V_{\text{REG(NOM)}}$	25	40	50	mA
$\text{PSRR}_{\text{REG}}$ Power supply rejection ratio	$\Delta V_{\text{BAT}}/\Delta V_{\text{REG}}$ , $I_{\text{REG}} = 10\text{ mA}$ , $V_{\text{IN}} > 2.5\text{ V}$ , $f = 10\text{ Hz}$		40		dB
$V_{\text{SLEW}}$ Slew rate enhancement voltage threshold	$V_{\text{REG}}$	1.58	1.65		V

## 6.10 Current Wake Comparator

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{WAKE}}$ Wake voltage threshold	$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}}$ WAKE_CONTROL[WK1, WK0] = 0,0	$\pm 0.3$	$\pm 0.625$	$\pm 0.9$	mV
	$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}}$ WAKE_CONTROL[WK1, WK0] = 0,1	$\pm 0.6$	$\pm 1.25$	$\pm 1.8$	mV
	$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}}$ WAKE_CONTROL[WK1, WK0] = 1,0	$\pm 1.2$	$\pm 2.5$	$\pm 3.6$	mV
	$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}}$ WAKE_CONTROL[WK1, WK0] = 1,1	$\pm 2.4$	$\pm 5.0$	$\pm 7.2$	mV
$V_{\text{WAKE(DRIFT)}}$ Temperature drift of $V_{\text{WAKE}}$ accuracy			0.5%		$^\circ\text{C}$
$t_{\text{WAKE}}$ Time from application of current to wake			0.25	0.5	ms
$t_{\text{WAKE(SU)}}$ Wake up comparator startup time	[WKCHGEN] = 0 and [WKDSGEN] = 0 to [WKCHGEN] = 1 and [WKDSGEN] = 1		250	640	$\mu\text{s}$

## 6.11 Coulomb Counter

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Input voltage range		-100		100	mV
Full scale range		$-V_{\text{REF1}}/10$		$+V_{\text{REF1}}/10$	mV
Differential nonlinearity	16-bit, No missing codes			$\pm 1$	LSB
Integral nonlinearity	16-bit, Best fit over input voltage range		$\pm 5.2$	$\pm 22.3$	LSB
Offset error	16-bit, Post-calibration		$\pm 1.3$	$\pm 2.6$	LSB
Offset error drift	15-bit + sign, Post-calibration		0.04	0.07	LSB/ $^\circ\text{C}$

## Coulomb Counter (continued)

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Gain error	15-bit + sign, Over input voltage range		±131	±492	LSB
Gain error drift	15-bit + sign, Over input voltage range		4.3	9.8	LSB/°C
Effective input resistance		2.5			MΩ

## 6.12 ADC Digital Filter

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{\text{CONV}}$	ADCTL[SPEED1, SPEED0] = 0, 0		31.25		ms
	ADCTL[SPEED1, SPEED0] = 0, 1		15.63		
	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		
	ADCTL[SPEED1, SPEED0] = 1, 1		1.95		
Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0		16		Bits
Effective resolution	With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		
	With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		
	With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		

## 6.13 ADC Multiplexer

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT			
K	Scaling factor	VCELL/INT–VSS, BAT–VCELL/INT			0.1980	0.2000	0.2020	—
		BAT–VSS, PACK–VSS			0.0485	0.050	0.051	
		$V_{\text{REF1}}/2$			0.490	0.500	0.510	
$V_{\text{IN}}$	Input voltage range	BAT–VSS, PACK–VSS			–0.2		20	V
		TS1			–0.2		$0.8 \times V_{\text{REF1}}$	
		TS1			–0.2		$0.8 \times V_{\text{REG}}$	
$I_{\text{LKG}}$	Input leakage current	VCELL/INT, BAT, cell detach detection off, ADC multiplexer off					1	μA

## 6.14 Internal Temperature Sensor

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT			
$V_{\text{TEMP}}$	Internal temperature sensor voltage drift	$V_{\text{TEMP}}$			–1.9	–2.0	–2.1	mV/°C
		$V_{\text{TEMP}} - V_{\text{TEMPN}}^{(1)}$			0.177	0.178	0.179	

(1) Assured by design

## 6.15 NTC Thermistor Measurement Support

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
$R_{\text{NTC(PU)}}$	Internal pull-up resistance	TS1	14.4	18	21.6	kΩ
$R_{\text{NTC(DRIFT)}}$	Resistance drift over temperature	TS1	–360	–280	–200	PPM/°C

## 6.16 High-Frequency Oscillator

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{\text{HFO}}$ Operating frequency			16.78		MHz
$f_{\text{HFO(ERR)}}$ Frequency error	$T_A = -20^\circ\text{C}$ to $70^\circ\text{C}$ , includes frequency drift	-2.5%	$\pm 0.25\%$	2.5%	
	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ , includes frequency drift	-3.5%	$\pm 0.25\%$	3.5%	
$t_{\text{HFO(SU)}}$ Start-up time	$T_A = -20^\circ\text{C}$ to $85^\circ\text{C}$ , Oscillator frequency within $\pm 3\%$ of nominal, CLKCTL[HFRAMP] = 1			4	ms
	Oscillator frequency within $\pm 3\%$ of nominal, CLKCTL[HFRAMP] = 0			100	$\mu\text{s}$

## 6.17 Low-Frequency Oscillator

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{\text{LFO}}$ Operating frequency			262.144		kHz
$f_{\text{LFO(LP)}}$ Operating frequency in low power mode			247		kHz
$f_{\text{LFO(ERR)}}$ Frequency error	$T_A = -20^\circ\text{C}$ to $70^\circ\text{C}$ , includes frequency drift	-1.5%	$\pm 0.25\%$	1.5%	
	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ , includes frequency drift	-2.5%	$\pm 0.25\%$	2.5%	
$f_{\text{LFO(LPERR)}}$ Frequency error in low power mode		-5%		5%	
$f_{\text{LFO(FAIL)}}$ Failure detection frequency		30	80	100	kHz

## 6.18 Voltage Reference 1

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{REF1}}$ Internal reference voltage	$T_A = 25^\circ\text{C}$ , after trim	1.215	1.220	1.225	V
$V_{\text{REF1(DRIFT)}}$ Internal reference voltage drift	$T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ , after trim		$\pm 50$		PPM/ $^\circ\text{C}$
	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ , after trim		$\pm 80$		

## 6.19 Voltage Reference 2

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{REF2}}$ Internal reference voltage	$T_A = 25^\circ\text{C}$ , after trim	1.215	1.220	1.225	V
$V_{\text{REF2(DRIFT)}}$ Internal reference voltage drift	$T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ , after trim		$\pm 50$		PPM/ $^\circ\text{C}$
	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ , after trim		$\pm 80$		

## 6.20 Instruction Flash

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Data retention		10 <sup>(1)</sup>			Years
	Flash programming write cycles	1000 <sup>(1)</sup>			Cycles
$t_{\text{PROGWORD}}$ Word programming time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	$\mu\text{s}$
$t_{\text{MASSERASE}}$ Mass-erase time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	ms
$t_{\text{PAGEERASE}}$ Page-erase time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	ms
$I_{\text{FLASHREAD}}$ Flash-read current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			2	mA

(1) Assured by design



## Instruction Flash (continued)

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$I_{\text{FLASHWRITE}}$ Flash-write current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			5	mA
$I_{\text{FLASHERASE}}$ Flash-erase current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			15	mA

## 6.21 Data Flash

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Data retention		10 <sup>(1)</sup>			Years
	Flash programming write cycles	20000 <sup>(1)</sup>			Cycles
$t_{\text{PROGWORD}}$ Word programming time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	$\mu\text{s}$
$t_{\text{MASSERASE}}$ Mass-erase time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	ms
$t_{\text{PAGEERASE}}$ Page-erase time	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			40	ms
$I_{\text{FLASHREAD}}$ Flash-read current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			1	mA
$I_{\text{FLASHWRITE}}$ Flash-write current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			5	mA
$I_{\text{FLASHERASE}}$ Flash-erase current	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			15	mA

(1) Assured by design

## 6.22 Current Protection Thresholds

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\text{OCD}}$ OCD detection threshold voltage range	$V_{\text{OCD}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV
	$V_{\text{OCD}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	
$\Delta V_{\text{OCD}}$ OCD detection threshold voltage program step	$V_{\text{OCD}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1		-5.56		mV
	$V_{\text{OCD}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0		-2.78		
$\Delta V_{\text{SCC}}$ SCC detection threshold voltage range	$V_{\text{SCC}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1	44.4		200	mV
	$V_{\text{SCC}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0	22.2		100	
$\Delta V_{\text{SCC}}$ SCC detection threshold voltage program step	$V_{\text{SCC}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1		22.2		mV
	$V_{\text{SCC}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0		11.1		
$V_{\text{SCD1}}$ SCD1 detection threshold voltage range	$V_{\text{SCD1}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
	$V_{\text{SCD1}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	
$\Delta V_{\text{SCD1}}$ SCD1 detection threshold voltage program step	$V_{\text{SCD1}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
	$V_{\text{SCD1}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0		-11.1		
$V_{\text{SCD2}}$ SCD2 detection threshold voltage range	$V_{\text{SCD2}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
	$V_{\text{SCD2}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	

## Current Protection Thresholds (continued)

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$\Delta V_{\text{SCD2}}$ SCD2 detection threshold voltage program step	$V_{\text{SCD2}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
	$V_{\text{SCD2}} = V_{\text{SRP}} - V_{\text{SRN}}$ , PROTECTION_CONTROL[RSNS] = 0		-11.1		

## 6.23 Current Protection Timing

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	NOM	MAX	UNIT
$t_{\text{OCD}}$ OCD detection delay time		1		31	ms
$\Delta t_{\text{OCD}}$ OCD detection delay time program step			2		ms
$t_{\text{SCC}}$ SCC detection delay time		0		915	$\mu\text{s}$
$\Delta t_{\text{SCC}}$ SCC detection delay time program step			61		$\mu\text{s}$
$t_{\text{SCD1}}$ SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0	0		915	$\mu\text{s}$
	PROTECTION_CONTROL[SCDDx2] = 1	0		1850	
$\Delta t_{\text{SCD1}}$ SCD1 detection delay time program step	PROTECTION_CONTROL[SCDDx2] = 0		61		$\mu\text{s}$
	PROTECTION_CONTROL[SCDDx2] = 1		121		
$t_{\text{SCD2}}$ SCD2 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0	0		458	$\mu\text{s}$
	PROTECTION_CONTROL[SCDDx2] = 1	0		915	
$\Delta t_{\text{SCD2}}$ SCD2 detection delay time program step	PROTECTION_CONTROL[SCDDx2] = 0		30.5		$\mu\text{s}$
	PROTECTION_CONTROL[SCDDx2] = 1		61		
$t_{\text{DETECT}}$ Current fault detect time	$V_{\text{SRP}} - V_{\text{SRN}} = V_T - 3 \text{ mV}$ for OCD, SCD1, and SC2, $V_{\text{SRP}} - V_{\text{SRN}} = V_T + 3 \text{ mV}$ for SCC			160	$\mu\text{s}$
$t_{\text{ACC}}$ Current fault delay time accuracy	Max delay setting	-10%		10%	

## 6.24 N-CH FET Drive (CHG, DSG)

 Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Output voltage ratio	$\text{Ratio}_{\text{DSG}} = (V_{\text{DSG}} - V_{\text{BAT}}) / V_{\text{BAT}}$ , $2.2 \text{ V} < V_{\text{BAT}} < 4.07 \text{ V}$ , 10 M $\Omega$ between PACK and DSG	2.133	2.333	2.467	—
	$\text{Ratio}_{\text{CHG}} = (V_{\text{CHG}} - V_{\text{BAT}}) / V_{\text{BAT}}$ , $2.2 \text{ V} < V_{\text{BAT}} < 4.07 \text{ V}$ , 10 M $\Omega$ between BAT and CHG	2.133	2.333	2.467	
$V_{\text{(FETON)}}$ Output voltage, CHG and DSG on	$V_{\text{DSG(ON)}} = V_{\text{DSG}} - V_{\text{BAT}}$ , $4.07 \text{ V} \leq V_{\text{BAT}} \leq 18 \text{ V}$ , 10 M $\Omega$ between PACK and DSG	8.75	9.5	10.25	V
	$V_{\text{CHG(ON)}} = V_{\text{CHG}} - V_{\text{BAT}}$ , $4.07 \text{ V} \leq V_{\text{BAT}} \leq 18 \text{ V}$ , 10 M $\Omega$ between BAT and CHG	8.75	9.5	10.25	
$V_{\text{(FETOFF)}}$ Output voltage, CHG and DSG off	$V_{\text{DSG(OFF)}} = V_{\text{DSG}} - V_{\text{PACK}}$ , 10 M $\Omega$ between PACK and DSG	-0.4		0.4	V
	$V_{\text{CHG(OFF)}} = V_{\text{CHG}} - V_{\text{BAT}}$ , 10 M $\Omega$ between BAT and CHG	-0.4		0.4	
$t_{\text{R}}$ Rise time	$V_{\text{DSG}}$ from 0% to 35% $V_{\text{DSG(ON)(TYP)}}$ , $V_{\text{BAT}} \geq 2.2 \text{ V}$ , $C_L = 4.7 \text{ nF}$ between DSG and PACK, 5.1 k $\Omega$ between DSG and $C_L$ , 10 M $\Omega$ between PACK and DSG		200	500	$\mu\text{s}$
	$V_{\text{CHG}}$ from 0% to 35% $V_{\text{CHG(ON)(TYP)}}$ , $V_{\text{BAT}} \geq 2.2 \text{ V}$ , $C_L = 4.7 \text{ nF}$ between CHG and BAT, 5.1 k $\Omega$ between CHG and $C_L$ , 10 M $\Omega$ between BAT and CHG		200	500	

## N-CH FET Drive (CHG, DSG) (continued)

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_F$ Fall time	$V_{DSG}$ from $V_{DSG(ON)(TYP)}$ to 1 V, $V_{BAT} \geq 2.2$ V, $C_L = 4.7$ nF between DSG and PACK, 5.1 k $\Omega$ between DSG and $C_L$ , 10 M $\Omega$ between PACK and DSG		40	300	$\mu\text{s}$
	$V_{CHG}$ from $V_{CHG(ON)(TYP)}$ to 1 V, $V_{BAT} \geq 2.2$ V, $C_L = 4.7$ nF between CHG and BAT, 5.1 k $\Omega$ between CHG and $C_L$ , 10 M $\Omega$ between BAT and CHG		40	200	

## 6.25 I<sup>2</sup>C Interface I/O

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{IH}$ Input voltage high	SCL, SDA, $V_{REG} = 1.8$ V (STANDARD and FAST modes)	$0.7 \times V_{REG}$			V
$V_{IL}$ Input voltage low	SCL, SDA, $V_{REG} = 1.8$ V (STANDARD and FAST modes)	-0.5	$0.3 \times V_{REG}$		V
$V_{OL}$ Output low voltage	SCL, SDA, $V_{REG} = 1.8$ V, $I_{OL} = 3$ mA (FAST mode)		$0.2 \times V_{REG}$		V
	SCL, SDA, $V_{REG} > 2.0$ V, $I_{OL} = 3$ mA (STANDARD and FAST modes)			0.4	V
$C_{IN}$ Input capacitance				10	pF
$I_{LKG}$ Input leakage current			1		$\mu\text{A}$
$R_{PD}$ Pull-down resistance			3.3		k $\Omega$

## 6.26 I<sup>2</sup>C Interface Timing

Typical values stated where  $T_A = 25^\circ\text{C}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	NOM	MAX	UNIT
$t_R$ Clock rise time	10% to 90%			300	ns
$t_F$ Clock fall time	90% to 10%			300	ns
$t_{HIGH}$ Clock high period		600			ns
$t_{LOW}$ Clock low period		1.3			$\mu\text{s}$
$t_{SU(START)}$ Repeated start setup time		600			ns
$t_{d(START)}$ Start for first falling edge to SCL		600			ns
$t_{SU(DATA)}$ Data setup time		100			ns
$t_{HD(DATA)}$ Data hold time		0			$\mu\text{s}$
$t_{SU(STOP)}$ Stop setup time		600			ns
$t_{BUF}$ Bus free time between stop and start		1.3			$\mu\text{s}$
$f_{SW}$ Clock operating frequency	SLAVE mode, SCL 50% duty cycle			400	kHz




Figure 1. I<sup>2</sup>C Timing

### 6.27 Typical Characteristics




Figure 2. CC Offset Error vs. Temperature




Figure 3. ADC Offset Error vs. Temperature




Figure 4. Reference Voltage vs. Temperature




Figure 5. Low-Frequency Oscillator vs. Temperature

Typical Characteristics (continued)






Figure 6. High-Frequency Oscillator vs. Temperature




Threshold setting is 25 mV.

Figure 7. Overcurrent Discharge Protection Threshold vs. Temperature




Threshold setting is 88.8 mV.

Figure 8. Short Circuit Charge Protection Threshold vs. Temperature




Threshold setting is -88.8 mV.

Figure 9. Short Circuit Discharge 1 Protection Threshold vs. Temperature



Threshold setting is -177.7 mV.


Figure 10. Short Circuit Discharge 2 Protection Threshold vs. Temperature



Threshold setting is 11 ms.


Figure 11. Overcurrent Delay Time vs. Temperature

Typical Characteristics (continued)



Threshold setting is 465 µs.

Figure 12. Short Circuit Charge Current Delay Time vs. Temperature



Threshold setting is 465 µs (including internal delay).

Figure 13. Short Circuit Discharge 1 Delay Time vs. Temperature






Figure 14.  $V_{CELL}$  Measurement at 2.5-V vs. Temperature




This is the  $V_{CELL}$  average for single cell.

Figure 15.  $V_{CELL}$  Measurement at 3.5-V vs. Temperature



This is the  $V_{CELL}$  average for single cell.

Figure 16.  $V_{CELL}$  Measurement at 4.25-V vs. Temperature



$I_{SET} = 100 \text{ mA}$ ,  $R_{SNS} = 1 \Omega$

Figure 17.  $I$  measured vs. Temperature


## 7 Detailed Description

### 7.1 Overview

The bq27750 gas gauge is a fully integrated battery manager that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery-stack architectures composed of 1-series cells. The bq27750 device interfaces with a host system via an I<sup>2</sup>C protocol. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 mΩ and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the bq27750 device.

### 7.2 Functional Block Diagram

The *Functional Block Diagram* depicts the analog (AFE) and digital (AGG) peripheral content in the bq27750 device.



Copyright © 2017, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Battery Parameter Measurements

The bq27750 device measures cell voltage and current simultaneously, and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state-of-health, and other gauging parameters.

#### 7.3.1.1 bq27750 Processor

The bq27750 device uses a custom TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the bq27750 processor supports variable instruction length of 8, 16, or 24 bits.

### 7.3.2 Coulomb Counter (CC)

The first ADC is an integrating converter designed specifically for coulomb counting. The converter resolution is a function of its full-scale range and number of bits, yielding a 3.74- $\mu$ V resolution.

### 7.3.3 CC Digital Filter

The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front end. Its FIR filter uses the LFO clock output, which allows it to stop the HFO clock during conversions. New conversions are available every 250 ms while **CCTL[CC\_ON]** = 1. Proper use of this peripheral requires turning on the CC modulator in the AFE.

### 7.3.4 ADC Multiplexer

The ADC multiplexer provides selectable connections to the VCx inputs, TS1 inputs, internal temperature sensor, internal reference voltages, internal 1.8-V regulator, PACK input, and VSS ground reference input. In addition, the multiplexer can independently enable the TS1 input connection to the internal thermistor biasing circuitry, and also enables the user to short the multiplexer inputs for test and calibration purposes.

### 7.3.5 Analog-to-Digital Converter (ADC)

The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38- $\mu$ V resolution. The default conversion time of the ADC is 31.25 ms, but is user-configurable down to 1.95 ms. Decreasing the conversion time presents a tradeoff between conversion speed and accuracy, as the resolution decreases for faster conversion times.

### 7.3.6 ADC Digital Filter

The ADC digital filter generates a 24-bit conversion result from the delta-sigma ADC front end. Its FIR filter uses the LFO clock, which allows it to stop the HFO clock during conversions. The ADC digital filter is capable of providing two 24-bit results: one result from the delta-sigma ADC front end and a second synchronous result from the delta-sigma CC front end.

### 7.3.7 Internal Temperature Sensor

An internal temperature sensor is available on the bq27750 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

### 7.3.8 External Temperature Sensor Support

The TS1 input is enabled with an internal 18-k $\Omega$  (typical) linearization pull-up resistor to support the use of a 10-k $\Omega$  (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS1 pin. The analog measurement is then taken via the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.



## Feature Description (continued)




Figure 18. External Thermistor Biasing

### 7.3.9 Power Supply Control

The bq27750 device manages its supply voltage dynamically according to operating conditions. When  $V_{BAT} > V_{SWITCHOVER-} + V_{HYS}$ , the AFE connects an internal switch to BAT and uses this pin to supply power to its internal 1.8-V LDO, which subsequently powers all device logic and flash operations. Once BAT decreases to  $V_{BAT} < V_{SWITCHOVER-}$ , the AFE disconnects its internal switch from BAT and connects another switch to PACK, allowing sourcing of power from a charger (if present). An external capacitor connected to PBI provides a momentary supply voltage to help guard against system brownouts due to transient short-circuit or overload events that pull BAT below  $V_{SWITCHOVER-}$ .

### 7.3.10 Power-On Reset

In the event of a power-cycle, the bq27750 AFE holds its internal RESET output pin high for  $t_{RST}$  duration to allow its internal 1.8-V LDO and LFO to stabilize before running the AGG. The AFE enters power-on reset when the voltage at  $V_{REG}$  falls below  $V_{REGIT-}$  and exits reset when  $V_{REG}$  rises above  $V_{REGIT-} + V_{HYS}$  for  $t_{RST}$  time. After  $t_{RST}$ , the bq27750 AGG will write its trim values to the AFE.




Figure 19. POR Timing Diagram

### 7.3.11 Bus Communication Interface

The bq27750 device has an I<sup>2</sup>C bus communication interface. This device has the option to broadcast information to a smart charger to provide key information to adjust the charging current and charging voltage based on the temperature or individual cell voltages.

## Feature Description (continued)

### CAUTION

If the device is configured as a single-master architecture (an application processor) and an occasional NACK is detected in the operation, the master can resend the transaction. However, in a multi-master architecture, an incorrect ACK leading to accidental loss of bus arbitration can cause a master to wait incorrectly for another master to clear the bus. If this master does not get a bus-free signal, then it must have in place a method to look for the bus and assume it is free after some period of time. Also, if possible, set the clock speed to be 100 kHz or less to significantly reduce the issue described above for multi-mode operation.

### 7.3.12 N-Channel Protection FET Drive

The bq27750 device controls two external N-Channel MOSFETs in a back-to-back configuration for battery protection. The charge (CHG) and discharge (DSG) FETs are automatically disabled if a safety fault (AOLD, ASSC, ASCD, SOV) is detected, and can also be manually turned off using **AFE\_CONTROL[CHGEN, DSGEN]** = 0, 0. When the gate drive is disabled, an internal circuit discharges CHG to BAT and DSG to PACK.

### 7.3.13 Low Frequency Oscillator

The bq27750 AFE includes a low frequency oscillator (LFO) running at 262.144 kHz. The AFE monitors the LFO frequency and indicates a failure via **LATCH\_STATUS[LFO]** if the output frequency is much lower than normal.

### 7.3.14 High Frequency Oscillator

The bq27750 AGG includes a high frequency oscillator (HFO) running at 16.78 MHz. It is synthesized from the LFO output and scaled down to 8.388 MHz with 50% duty cycle.

### 7.3.15 1.8-V Low Dropout Regulator

The bq27750 AFE contains an integrated 1.8-V LDO that provides regulated supply voltage for the device CPU and internal digital logic.

### 7.3.16 Internal Voltage References

The bq27750 AFE provides two internal voltage references with  $V_{REF1}$ , used by the ADC and CC, while  $V_{REF2}$  is used by the LDO, LFO, current wake comparator, and OCD/SCC/SCD1/SCD2 current protection circuitry.

### 7.3.17 Overcurrent in Discharge Protection

The overcurrent in discharge (OCD) function detects abnormally high current in the discharge direction. The overload in discharge threshold and delay time are configurable via the OCD\_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a filtered delay before disabling the CHG and DSG FETs. When an OCD event occurs, the **LATCH\_STATUS[OCD]** bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

### 7.3.18 Short-Circuit Current in Charge Protection

The short-circuit current in charge (SCC) function detects catastrophic current conditions in the charge direction. The short-circuit in charge threshold and delay time are configurable via the SCC\_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCC event occurs, the **LATCH\_STATUS[SCC]** bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

## Feature Description (continued)

### 7.3.19 Short-Circuit Current in Discharge 1 and 2 Protection

The short-circuit current in discharge (SCD) function detects catastrophic current conditions in the discharge direction. The short-circuit in discharge thresholds and delay times are configurable via the SCD1\_CONTROL and SCD2\_CONTROL registers. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCD event occurs, the **LATCH\_STATUS[SCD1]** or **LATCH\_STATUS[SCD2]** bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

### 7.3.20 Primary Protection Features

The bq27750 gas gauge supports the following battery and system level protection features, which can be configured using firmware:

- Cell Undervoltage Protection
- Cell Overvoltage Protection
- Overcurrent in CHARGE Mode Protection
- Overcurrent in DISCHARGE Mode Protection
- Overload in DISCHARGE Mode Protection
- Short Circuit in CHARGE Mode Protection
- Overtemperature in CHARGE Mode Protection
- Overtemperature in DISCHARGE Mode Protection
- Precharge Timeout Protection
- Fast Charge Timeout Protection

### 7.3.21 Gas Gauging

This device uses the Impedance Track™ technology to measure and determine the available charge in battery cells. The accuracy achieved using this method is better than 1% error over the lifetime of the battery. There is no full charge/discharge learning cycle required. See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report (SLUA364)* for further details.

### 7.3.22 Charge Control Features

This device supports charge control features, such as:

- Reports charging voltage and charging current based on the active temperature range—JEITA temperature ranges T1, T2, T3, T4, T5, and T6
- Provides more complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Selects the chemical state-of-charge of each battery cell using the Impedance Track method
- Provides pre-charging/zero-volt charging
- Employs charge inhibit and charge suspend if battery pack temperature is out of programmed range
- Reports charging faults and indicates charge status via charge and discharge alarms

### 7.3.23 Authentication

This device supports security by:

- Authentication by the host using the SHA-1 method
- The gas gauge requires SHA-1 authentication before the device can be unsealed or allow full access.

## 7.4 Device Functional Modes

This device supports three modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- **NORMAL mode:** In this mode, the device performs measurements, calculations, protections, and data updates every 250-ms intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- **SLEEP mode:** In this mode, the device performs measurements, calculations, protections, and data updates in adjustable time intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- **SHUTDOWN mode:** The device is completely disabled.

### 7.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- Maximum and Minimum Cell Temperature
- Maximum Current in CHARGE or DISCHARGE Mode
- Maximum and Minimum Cell Voltages

### 7.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

#### 7.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of  $-100\text{ mV}$  to  $100\text{ mV}$ , with a positive value when  $V_{(SRP)} - V_{(SRN)}$ , indicating charge current and a negative value indicating discharge current. The integration method uses a continuous timer and internal counter, which has a rate of  $0.65\text{ nVh}$ .

#### 7.4.2.2 Cell Voltage Measurements

The bq27750 gas gauge measures the individual cell voltages at 250-ms intervals using an ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the individual cell for Impedance Track gas gauging.

#### 7.4.2.3 Current Measurements

The current measurement is performed by measuring the voltage drop across the external sense resistor ( $1\text{ m}\Omega$  to  $3\text{ m}\Omega$ ) and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

#### 7.4.2.4 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

#### 7.4.2.5 Temperature Measurements

This device has an internal sensor for on-die temperature measurements, and the ability to support external temperature measurements via the external NTC on the TS1 pin. These two measurements are individually enabled and configured.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The bq27750 gas gauge is a primary protection device that can be used with a 1-series Li-Ion/Li Polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio ([bqStudio](#)), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the *bq27750 Technical Reference Manual (SLUUBI6)* for this product. Using the bqStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more are known. This data can be referred to as the "golden image."

### 8.2 Typical Applications

The following is the bq27750 application schematic for the 1-series configuration.



Copyright © 2017, Texas Instruments Incorporated

Figure 20. bq27750 1-Series Cell Typical Implementation

## Typical Applications (continued)

### 8.2.1 Design Requirements (Default)

Design Parameter	Example
Cell Configuration	1s1p (1-series with 1 parallel)
Design Capacity	4400 mAH
Device Chemistry	100 (LiCoO2/graphitized carbon)
Cell Overvoltage at Standard Temperature	4300 mV
Cell Undervoltage	2500 mV
Shutdown Voltage	2300 mV
Overcurrent in CHARGE Mode	6000 mA
Overcurrent in DISCHARGE Mode	-6000 mA
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN
Short Circuit in DISCHARGE 1 Mode	-0.1 V/Rsense across SRP, SRN
Safety Overvoltage	4500 mV
Under Temperature Charging	0°C
Under Temperature Discharging	0°C
BROADCAST Mode	Enabled

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting Design Parameters

For the firmware settings needed for the design requirements, refer to the *bq27750 Technical Reference Manual (SLUUBI6)*.

- To set the 1s1p battery pack, go to data flash **Configuration: DA Configuration** register's bit 0 (CC0) = 1.
- To set design capacity, set the data flash value to 4400 in the **Gas Gauging: Design: Design Capacity** register.
- To set device chemistry, go to the data flash **PC Configuration: Data: Device Chemistry**. The bqStudio software automatically populates the correct chemistry identification. This selection is derived from using the bqCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To protect against cell overvoltage, set the data flash value to 4300 in **Protections: COV: Standard Temp**.
- To protect against cell undervoltage, set the data flash value to 2500 in the **Protections: CUV** register.
- To set the shutdown voltage to prevent further pack depletion due to low pack voltage, program **Power: Shutdown: Shutdown** voltage = 2300.
- To protect against large charging currents when the AC adapter is attached, set the data flash value to 6000 in the **Protections: OCC: Threshold** register.
- To protect against large discharging currents when heavy loads are attached, set the data flash value to -6000 in the **Protections: OCD: Threshold** register.
- Program a short circuit delay timer and threshold setting to enable the operating the system for large short transient current pulses. These two parameters are under **Protections: ASCC: Threshold** = 100 for charging current. The discharge current setting is **Protections: ASCD:Threshold** = -100 mV.
- To prevent the cells from overcharging and adding a second level of safety, there is a register setting that will shut down the device if any of the cells voltage measurement is greater than the Safety Overvoltage setting for greater than the delay time. Set this data flash value to 4500 in **Permanent Fail: SOV: Threshold**.
- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration: Temperature Enable**: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.
- To prevent charging of the battery pack if the temperature falls below 0°C, set **Protections: UTC:Threshold** = 0.
- To prevent discharging of the battery pack if the temperature falls below 0°C, set **Protections: UTD:Threshold** = 0.
- To provide required information to the smart chargers, the gas gauge must operate in BROADCAST mode. To enable this, set the **[BCAST]** bit in **Configuration: PC Configuration 2**: Bit 0 **[BCAST]** = 1.

Each parameter listed for fault trigger thresholds has a delay timer setting associated for any noise filtering. These values, along with the trigger thresholds for fault detection, may be changed based upon the application requirements using the data flash settings in the appropriate register stated in the *bq27750 Technical Reference Manual (SLUUB16)*.

### 8.2.3 Calibration Process

The calibration of current, voltage, and temperature readings is accessible by writing 0xF081 or 0xF082 to *ManufacturerAccess()*. A detailed procedure is included in the *bq27750 Technical Reference Manual (SLUUB16)* in the *Calibration* section. The description allows for calibration of Cell Voltage Measurement Offset, Battery Voltage, Pack Voltage, Current Calibration, Coulomb Counter Offset, PCB Offset, CC Gain/Capacity Gain, and Temperature Measurement for both internal and external sensors.

### 8.2.4 Gauging Data Updates

When a battery pack enabled with the bq27750 gas gauge is first cycled, the value of *FullChargeCapacity()* updates several times. **Figure 21** shows *RemainingCapacity()* and *FullChargeCapacity()*, and where those updates occur. As part of the Impedance Track algorithm, it is expected that *FullChargeCapacity()* may update at the end of charge, at the end of discharge, and at rest.

#### 8.2.4.1 Application Curve




Figure 21. Elapsed Time(s)

## 9 Power Supply Requirements


There are two inputs for this device, the PACK input and BAT. The PACK input can be an unregulated input from a typical AC adapter. This input should always be greater than the maximum voltage associated with the number of series cells configured. The input voltage for the BAT pin will have a minimum of 2.2 V to a maximum of 26 V with the recommended external RC filter.



## 10 Layout

### 10.1 Layout Guidelines

- The layout for the high-current path begins at the PACK+ pin of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the Li-Ion cells and cell connections, and the sense resistor, and then returns to the PACK– pin. In addition, some components are placed across the PACK+ and PACK– pins to reduce effects from electrostatic discharge.
- The N-channel charge and discharge FETs must be selected for a given application. Most portable battery applications are a good option for the CSD17575Q3. These FETs are rated at 60-A, 30-V device with  $R_{ds(on)}$  of 1.9 m $\Omega$  when the gate drive voltage is 10 V. The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open. The capacitors (both 0.1  $\mu$ F values) placed across the FETs are to help protect the FETs during an ESD event. The use of two devices ensures normal operation if one of them becomes shorted. For effective ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both these capacitors is adequate to hold off the applied voltage if one of the capacitors becomes shorted.
- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq27750 gas gauge. Select the smallest value possible in order to minimize the negative voltage generated on the bq27750 VSS node(s) during a short circuit. This pin has an absolute minimum of –0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-m $\Omega$  to 3-m $\Omega$  sense resistor.
- A pair of series 0.1- $\mu$ F ceramic capacitors is placed across the PACK+ and PACK– pins to help in the mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted. Optionally, a transorb, such as the SMBJ2A can be placed across the pins to further improve ESD immunity.
- In reference to the gas gauge circuit the following features require attention for component placement and layout: Differential Low-Pass Filter, I<sup>2</sup>C communication, and power backup input (PBI).
- The bq27750 gas gauge uses an integrating delta-sigma ADC for current measurements. Add a 100- $\Omega$  resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1- $\mu$ F filter capacitor across the SRP and SRN inputs. Optional 0.1- $\mu$ F filter capacitors can be added for additional noise filtering for each sense input pin to ground, if required for your circuit. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.



**Figure 22. bq27750 Differential Filter**

- The bq27750 has an internal LDO that is internally compensated and does not require an external decoupling capacitor. The PBI pin is used as a power supply backup input pin, providing power during brief transient power outages. A standard 2.2- $\mu$ F ceramic capacitor is connected from the PBI pin to ground, as shown in application example.
- The I<sup>2</sup>C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener



## Layout Guidelines (continued)

diode and series resistor provides more robust ESD performance. The I<sup>2</sup>C clock and data lines have an internal pull-down. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

## 10.2 Layout Example




Figure 23. bq27750 Board Layout

## 11 器件和文档支持

### 11.1 文档支持

- 《*bq27750* 技术参考手册》(SLUUBI6)
- 《*Impedance Track* 电池电量监测算法的理论及实现应用报告》(SLUA364)

### 11.2 商标

Impedance Track is a trademark of Texas Instruments.

I<sup>2</sup>C is a trademark of NXP Semiconductors.

### 11.3 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.4 Glossary



[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ27750DRZR	ACTIVE	SON	DRZ	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ27 750	
BQ27750DRZT	ACTIVE	SON	DRZ	12	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ27 750	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



DRZ (S-PDSO-N12)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. This package is lead-free.

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View  
Exposed Thermal Pad Dimensions

4208114/F 10/14

NOTE: All linear dimensions are in millimeters

DRZ (S-PDSO-N12)

PLASTIC SMALL OUTLINE NO-LEAD



4208113/D 10/14

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司