

# CSD18542KTT 60V N 沟道 NexFET™ 功率 MOSFET

## 1 特性


- 超低  $Q_g$  和  $Q_{gd}$
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 环保标准
- 无卤素
- D<sup>2</sup>PAK 塑料封装

## 2 应用

- 直流 - 直流转换
- 次级侧同步整流器
- 电机控制

## 3 说明

这款 60V、3.3mΩ、D<sup>2</sup>PAK (TO-263) NexFET™ 功率 MOSFET 被设计成在功率转换应用中大大降低 损耗。



### 产品概要

$T_A=25^\circ\text{C}$		典型值	单位
$V_{DS}$	漏源电压	60	V
$Q_g$	栅极电荷总量 (10V)	44	nC
$Q_{gd}$	栅极电荷 (栅极到漏极)	6.9	nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 4.5\text{V}$	4.0
		$V_{GS} = 10\text{V}$	3.3
$V_{GS(th)}$	阈值电压	1.8	V

### 器件信息(1)

器件	数量	包装介质	封装	运输
CSD18542KTT	500	13 英寸卷带	D <sup>2</sup> PAK 塑料封装	卷带 封装
CSD18542KTTT	50			


(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

### 绝对最大额定值


$T_A=25^\circ\text{C}$		值	单位
$V_{DS}$	漏源电压	60	V
$V_{GS}$	栅源电压	$\pm 20$	V
$I_D$	持续漏极电流 (受封装限制)	200	A
	持续漏极电流 (受芯片限制), $T_C = 25^\circ\text{C}$ 时测得	170	
	持续漏极电流 (受芯片限制), $T_C = 100^\circ\text{C}$ 时测得	120	
$I_{DM}$	脉冲漏极电流(1)	400	A
$P_D$	功率耗散	250	W
$T_J, T_{stg}$	工作结温, 储存温度	-55 至 175	$^\circ\text{C}$
$E_{AS}$	雪崩能量, 单一脉冲 $I_D = 75\text{A}, L = 0.1\text{mH}, R_G = 25\Omega$	281	mJ

(1) 最大  $R_{\theta JC} = 0.6^\circ\text{C}/\text{W}$ , 脉冲持续时间  $\leq 100\mu\text{s}$ , 占空比  $\leq 1\%$ 。

$R_{DS(on)}$  与  $V_{GS}$  间的关系



栅极电荷



## 目录

1	特性 .....	1	6.1	接收文档更新通知 .....	7
2	应用 .....	1	6.2	社区资源 .....	7
3	说明 .....	1	6.3	商标 .....	7
4	修订历史记录 .....	2	6.4	静电放电警告 .....	7
5	<b>Specifications</b> .....	3	6.5	Glossary .....	7
	5.1 Electrical Characteristics .....	3	7	<b>机械、封装和可订购信息</b> .....	8
	5.2 Thermal Information .....	3	7.1	KTT 封装尺寸 .....	8
	5.3 Typical MOSFET Characteristics .....	4	7.2	推荐的 PCB 布局 .....	9
6	器件和文档支持 .....	7	7.3	建议模板开口（模板厚度为 0.125mm） .....	9

## 4 修订历史记录

### Changes from Original (March 2016) to Revision A

**Page**

•	Changed the values for $C_{OSS}$ , $Q_{gs}$ , $t_r$ , $t_{d(off)}$ , $t_f$ , $Q_{rr}$ , and $t_{rr}$ in the <i>Electrical Characteristics</i> table .....	3
•	已添加“接收文档更新通知”部分添加到了“器件和文档支持”部分 .....	7

## 5 Specifications

### 5.1 Electrical Characteristics

 $T_A = 25^\circ\text{C}$  (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>						
$V_{DSS}$	Drain-to-source voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
$I_{DSS}$	Drain-to-source leakage current	$V_{GS} = 0\text{ V}, V_{DS} = 48\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate-to-source leakage current	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.5	1.8	2.2	V
$R_{DS(on)}$	Drain-to-source on resistance	$V_{GS} = 4.5\text{ V}, I_D = 100\text{ A}$		4.0	5.1	m $\Omega$
		$V_{GS} = 10\text{ V}, I_D = 100\text{ A}$		3.3	4.0	
$g_{fs}$	Transconductance	$V_{DS} = 6\text{ V}, I_D = 100\text{ A}$		198		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 30\text{ V}, f = 1\text{ MHz}$		3900	5070	pF
$C_{oss}$	Output capacitance			570	740	pF
$C_{rss}$	Reverse transfer capacitance			11	14	pF
$R_G$	Series gate resistance			1.3	2.6	$\Omega$
$Q_g$	Gate charge total (4.5 V)	$V_{DS} = 30\text{ V}, I_D = 100\text{ A}$		21	27	nC
$Q_g$	Gate charge total (10 V)			44	57	nC
$Q_{gd}$	Gate charge gate-to-drain			6.9		nC
$Q_{gs}$	Gate charge gate-to-source			10		nC
$Q_{g(th)}$	Gate charge at $V_{th}$			7.3		nC
$Q_{oss}$	Output charge		$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}$		63	
$t_{d(on)}$	Turnon delay time	$V_{DS} = 30\text{ V}, V_{GS} = 10\text{ V}, I_{DS} = 100\text{ A}, R_G = 0\ \Omega$		6		ns
$t_r$	Rise time			5		ns
$t_{d(off)}$	Turnoff delay time			18		ns
$t_f$	Fall time			21		ns
<b>DIODE CHARACTERISTICS</b>						
$V_{SD}$	Diode forward voltage	$I_{SD} = 100\text{ A}, V_{GS} = 0\text{ V}$		0.9	1.0	V
$Q_{rr}$	Reverse recovery charge	$V_{DS} = 30\text{ V}, I_F = 100\text{ A}, di/dt = 300\text{ A}/\mu\text{s}$		148		nC
$t_{rr}$	Reverse recovery time			53		ns

### 5.2 Thermal Information

 $T_A = 25^\circ\text{C}$  (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.6	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	$^\circ\text{C}/\text{W}$

### 5.3 Typical MOSFET Characteristics

T<sub>A</sub> = 25°C (unless otherwise stated)




Figure 1. Transient Thermal Impedance




Figure 2. Saturation Characteristics










Figure 3. Transfer Characteristics




Typical MOSFET Characteristics (continued)

T<sub>A</sub> = 25°C (unless otherwise stated)



Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$  (unless otherwise stated)



## 6 器件和文档支持

### 6.1 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 6.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 6.3 商标

NexFET, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 6.5 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 7 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

### 7.1 KTT 封装尺寸



注：



1. 所有线性尺寸的单位均为毫米。括号中的任何尺寸仅供参考。尺寸和容限值遵循 ASME Y14.5M。
2. 本图纸如有变更，恕不通知。
3. 来自不同装配现场的产品可能不具备某些特性，形状也可能有所不同。

表 1. 引脚配置

位置	名称
引脚 1	栅极
引脚 2 / 标签	漏极
引脚 3	源极




## 7.2 推荐的 PCB 布局



有关针对 PCB 设计的建议电路布局布线，请参见《通过 PCB 布局布线技巧来减少振铃》（文献编号：SLPA005）。

## 7.3 建议模板开口（模板厚度为 0.125mm）



注：

1. 此封装设计用于焊接到电路板的散热焊盘上。更多相关信息，请参见《PowerPAD 热增强型封装》(SLMA002) 以及《PowerPAD 速成》(SLMA004)。
2. 具有漏斗形壁和圆角的激光切割窗孔将提供更佳的焊锡膏脱离。IPC-7525 可能提供其他替代性设计建议。
3. 在电路板装配现场，对于模板设计可能有不同的建议。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18542KTT	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 175	CSD18542KTT	<a href="#">Samples</a>
CSD18542KTTT	ACTIVE	DDPAK/ TO-263	KTT	3	50	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 175	CSD18542KTT	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE



4200577-3/G 01/13

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司