具有超低 Iq 的 LM5164 100V 输入、1A 同步降压直流/直流转换器

1 特性

- 专为可靠耐用的应用设计
- 6V 至 100V 的宽输入电压范围
- 结温范围：−40°C 至 +150°C
- 固定 3ms 内部软启动计时器
- 峰值和谷值电流限制保护
- 输入 UVLO 和热关断保护
- 适用于可扩展的工业电源和电池组
- 最短导通时间和关闭时间低：50ns
- 高达 1MHz 的可调节开关频率
- 可实现高轻负载效率的二极管仿真
- 10μA 空载输入静态电流
- 输入 UVLO 和热关断保护
- 通过集成技术减小解决方案尺寸，降低成本
- COT 模式控制架构
- 集成式 0.725Ω NFET 降压开关支持宽占空比范围
- 集成式 0.34Ω NFET 同步整流器省去了外部肖特基二极管
- 1.2V 内部电压基准
- 无环路补偿组件
- 内部 VCC 偏置稳压器和自举二极管
- 漏极开路电源正常指示器
- 带 PowerPAD™ 的 8 引脚 SOIC 封装
- 使用 WEBENCH® 电源设计器创建定制设计

2 应用

- 电器、电动和园艺工具
- 高电池节数电池组（电动车、电动踏板车）
- 电机驱动器、无人机、电信

典型应用

LM5164 同步降压转换器用于在宽输入电压范围内进行调节，从而最大限度地减少对外部浪涌抑制组件的需求。50ns 的最短可控导通时间有助于实现较大的降压比，支持从 48V 标称输入到低电压轨的直接降压转换，从而降低系统的复杂性并减少解决方案成本。

LM5164 在输入电压突降至 6V 时能够根据需要以接近 100% 的占空比继续工作，使其成为宽输入电源范围工业和高端电池节数电池组应用。

LM5164 具有集成式高侧和低侧功率 MOSFET，可提高高达 1A 的输出电流。恒定导通时间（COT）控制架构可提供几乎恒定的开关频率，具有出色的负载和线性瞬态响应。其他特性：LM5164 的其他特性包括超低 Iq 和二极管仿真模式运行（可实现高轻负载效率）、创新的峰值和谷值过流保护、集成式 VCC 偏置电源和自举二极管、精密使能和输入 UVLO 以及具有自动恢复功能的热关断保护。开漏 PGOOD 指示器可提供进行自检、故障报告和输出电压监视功能。

LM5164 采用热增强型 8 引脚 SO PowerPAD™ 封装。其 1.27mm 引脚间距可以为高电压应用提供足够的间距。

器件信息(1)

<table>
<thead>
<tr>
<th>器件型号</th>
<th>封装</th>
<th>封装尺寸（标称值）</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5164</td>
<td>SO PowerPAD（8）</td>
<td>4.89mm × 3.90mm</td>
</tr>
</tbody>
</table>

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

典型应用效率，VOUT = 12V
目录

1 特性 ................................................................. 1
2 应用 ................................................................. 1
3 说明 ................................................................. 1
4 修订历史记录 ..................................................... 2
5 Pin Configuration and Functions ................................. 3
6 Specifications ........................................................... 4
   6.1 Absolute Maximum Ratings ........................................ 4
   6.2 ESD Ratings .......................................................... 4
   6.3 Recommended Operating Conditions ....................... 4
   6.4 Thermal Information ............................................... 5
   6.5 Electrical Characteristics ......................................... 5
   6.6 Typical Characteristics .......................................... 7
7 Detailed Description ............................................... 9
   7.1 Overview .......................................................... 9
   7.2 Functional Block Diagram ....................................... 10
   7.3 Feature Description ............................................. 10
   7.4 Device Functional Modes ....................................... 15
8 Application and Implementation ................................. 16
   8.1 Application Information ........................................ 16
   8.2 Typical Application ........................................... 16
9 Power Supply Recommendations ................................. 22
10 Layout ............................................................... 23
   10.1 Layout Guidelines ............................................... 23
   10.2 Layout Example .................................................. 25
11 器件和文档支持 ................................................... 26
   11.1 器件支持 ...................................................... 26
   11.2 相关文档 ...................................................... 26
   11.3 接收文档更新通知 ........................................... 27
   11.4 社区资源 ..................................................... 27
   11.5 商标 ............................................................. 27
   11.6 静电放电警告 ................................................ 27
   11.7 术语表 ........................................................ 27
12 机械、封装和可订购信息 ....................................... 27

4 修订历史记录

注：之前的版本的页码可能与当前版本有所不同。

Changes from Original (September 2018) to Revision A  Page
• 首次发布生产数据数据表 ........................................ 1
5 Pin Configuration and Functions

### Pin Functions

<table>
<thead>
<tr>
<th>PIN NO.</th>
<th>NAME</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>G</td>
<td>Ground connection for internal circuits.</td>
</tr>
<tr>
<td>2</td>
<td>VIN</td>
<td>P/I</td>
<td>Regulator supply input pin to high-side power MOSFET and internal bias regulator. Connect directly to the input supply of the buck converter with short, low impedance paths.</td>
</tr>
<tr>
<td>3</td>
<td>EN/UVLO</td>
<td>I</td>
<td>Precision enable and undervoltage lockout (UVLO) programming pin. If the EN/UVLO voltage is below 1.1 V, the converter is in the shutdown mode with all functions disabled. If the UVLO voltage is greater than 1.1 V and below 1.5 V, the converter is in standby mode with the internal VCC regulator operational and no switching. If the EN/UVLO voltage is above 1.5 V, the start-up sequence begins.</td>
</tr>
<tr>
<td>4</td>
<td>RON</td>
<td>I</td>
<td>On-time programming pin. A resistor between this pin and GND sets the buck switch on-time.</td>
</tr>
<tr>
<td>5</td>
<td>FB</td>
<td>I</td>
<td>Feedback input of voltage regulation comparator.</td>
</tr>
<tr>
<td>6</td>
<td>PGOOD</td>
<td>O</td>
<td>Power good indicator. This pin is an open-drain output pin. Connect to a source voltage through an external pullup resistor between 10 kΩ to 100 kΩ</td>
</tr>
<tr>
<td>7</td>
<td>BST</td>
<td>P/I</td>
<td>Bootstrap gate-drive supply. Required to connect a high-quality 2.2-nF 50-V X7R ceramic capacitor between BST and SW to bias the internal high-side gate driver.</td>
</tr>
<tr>
<td>8</td>
<td>SW</td>
<td>P</td>
<td>Switching node that is internally connected to the source of the high-side NMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Connect to the switching node of the power inductor.</td>
</tr>
<tr>
<td>—</td>
<td>EP</td>
<td>—</td>
<td>Exposed pad of the package. No internal electrical connection. Solder the EP to the GND pin and connect to a large copper plane to reduce thermal resistance.</td>
</tr>
</tbody>
</table>

(1) G = Ground, I = Input, O = Output, P = Power
6  Specifications

6.1  Absolute Maximum Ratings

Over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>–0.3</td>
<td>100</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN to GND</td>
<td>–0.3</td>
<td>100</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>FB to GND</td>
<td>–0.3</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>RON to GND</td>
<td>–0.3</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Bootstrap capacitor</td>
<td>1.5</td>
<td>2.5</td>
<td></td>
<td>nF</td>
</tr>
<tr>
<td>Output voltage</td>
<td>–0.3</td>
<td>105.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>BST to SW</td>
<td>–0.3</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SW to GND</td>
<td>–1.5</td>
<td>100</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SW to GND (20-ns transient)</td>
<td>–3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PGOOD to GND</td>
<td>–0.3</td>
<td>14</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2  ESD Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human-body model (HBM)</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td>Charged-device model (CDM)</td>
<td>±500</td>
<td>V</td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3  Recommended Operating Conditions

Over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)\(^{(1)}\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>6</td>
<td>100</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VSW</td>
<td>100</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>V_EN/UVLO</td>
<td>100</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>ILOAD</td>
<td>1</td>
<td>1.25</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>F_SW</td>
<td>1000</td>
<td></td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>C_BST</td>
<td>2.2</td>
<td></td>
<td></td>
<td>nF</td>
</tr>
<tr>
<td>I_ON</td>
<td>50</td>
<td>10000</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>LM5164</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DDA (SOIC)</td>
<td>8 PINS</td>
</tr>
<tr>
<td>$R_{\text{JA}}$</td>
<td>Junction-to-ambient thermal resistance</td>
<td>41.1</td>
</tr>
<tr>
<td>$R_{\text{JC(top)}}$</td>
<td>Junction-to-case (top) thermal resistance</td>
<td>37.3</td>
</tr>
<tr>
<td>$R_{\text{JB}}$</td>
<td>Junction-to-board thermal resistance</td>
<td>30.6</td>
</tr>
<tr>
<td>$\Psi_{\text{JT}}$</td>
<td>Junction-to-top characterization parameter</td>
<td>6.7</td>
</tr>
<tr>
<td>$\Psi_{\text{JB}}$</td>
<td>Junction-to-board characterization parameter</td>
<td>24.4</td>
</tr>
<tr>
<td>$R_{\text{JC(bot)}}$</td>
<td>Junction-to-case (bottom) thermal resistance</td>
<td>2.4</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Typical values correspond to $T_J = 25^\circ$C. Minimum and maximum limits apply over the full –40°C to 150°C junction temperature range unless otherwise indicated. $V_{\text{IN}} = 24$ V and $V_{\text{EN/UVLO}} = 2$ V unless otherwise stated.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{\text{Q-SHUTDOWN}}$</td>
<td>VIN shutdown current</td>
<td>$V_{\text{EN}} = 0$ V</td>
<td>3</td>
<td>15</td>
<td>µA</td>
</tr>
<tr>
<td>$I_{\text{Q-SLEEP1}}$</td>
<td>VIN sleep current</td>
<td>$V_{\text{EN}} = 2.5$ V, $V_{\text{FB}} = 1.5$ V</td>
<td>10.5</td>
<td>25</td>
<td>µA</td>
</tr>
<tr>
<td>$I_{\text{Q-ACTIVE}}$</td>
<td>VIN active current</td>
<td>$V_{\text{EN}} = 2.5$ V</td>
<td>600</td>
<td>880</td>
<td>µA</td>
</tr>
<tr>
<td>$V_{\text{SD-RISING}}$</td>
<td>Shutdown threshold</td>
<td>$V_{\text{EN/UVLO}}$ rising</td>
<td>1.1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{SD-FALLING}}$</td>
<td>Shutdown threshold</td>
<td>$V_{\text{EN/UVLO}}$ falling</td>
<td>0.45</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{EN-RISING}}$</td>
<td>Enable threshold</td>
<td>$V_{\text{EN/UVLO}}$ rising</td>
<td>1.45</td>
<td>1.5</td>
<td>1.55</td>
</tr>
<tr>
<td>$V_{\text{EN-FALLING}}$</td>
<td>Enable threshold</td>
<td>$V_{\text{EN/UVLO}}$ falling</td>
<td>1.35</td>
<td>1.4</td>
<td>1.44</td>
</tr>
<tr>
<td>$V_{\text{REF}}$</td>
<td>FB regulation voltage</td>
<td>$V_{\text{FB}}$ falling</td>
<td>1.181</td>
<td>1.2</td>
<td>1.218</td>
</tr>
<tr>
<td>$V_{\text{PG-UTH}}$</td>
<td>FB upper threshold for PGOOD high to low</td>
<td>$V_{\text{FB}}$ rising</td>
<td>1.105</td>
<td>1.14</td>
<td>1.175</td>
</tr>
<tr>
<td>$V_{\text{PG-LTH}}$</td>
<td>FB lower threshold for PGOOD high to low</td>
<td>$V_{\text{FB}}$ falling</td>
<td>1.055</td>
<td>1.08</td>
<td>1.1</td>
</tr>
<tr>
<td>$V_{\text{PG-HYS}}$</td>
<td>PGOOD upper and lower threshold hysteresis</td>
<td>$V_{\text{FB}}$ falling</td>
<td>60</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>$R_{\text{PG}}$</td>
<td>PGOOD pulldown resistance</td>
<td>$V_{\text{FB}} = 1$ V</td>
<td>30</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{BST-UV}}$</td>
<td>Gate drive UVLO</td>
<td>$V_{\text{BST}}$ rising</td>
<td>2.7</td>
<td>3.4</td>
<td>V</td>
</tr>
<tr>
<td>$R_{\text{DSON-HS}}$</td>
<td>High-side MOSFET $R_{\text{DSON}}$</td>
<td>$I_{\text{SW}} = –100$ mA</td>
<td>0.725</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>$R_{\text{DSON-LS}}$</td>
<td>Low-side MOSFET $R_{\text{DSON}}$</td>
<td>$I_{\text{SW}} = 100$ mA</td>
<td>0.34</td>
<td>Ω</td>
<td></td>
</tr>
</tbody>
</table>
Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ C$. Minimum and maximum limits apply over the full –40°C to 150°C junction temperature range unless otherwise indicated. $V_{IN} = 24$ V and $V_{EN/UVLO} = 2$ V unless otherwise stated.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOFT START</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{SS}$</td>
<td>Internal soft-start time</td>
<td>1.75</td>
<td>3</td>
<td>4.75</td>
<td>ms</td>
</tr>
<tr>
<td>CURRENT LIMIT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{PEAK1}$</td>
<td>Peak current limit threshold (HS)</td>
<td>1.25</td>
<td>1.5</td>
<td>1.75</td>
<td>A</td>
</tr>
<tr>
<td>$I_{PEAK2}$</td>
<td>Peak current limit threshold (LS)</td>
<td>1.25</td>
<td>1.5</td>
<td>1.75</td>
<td>A</td>
</tr>
<tr>
<td>$I_{DELTA/ILIM}$</td>
<td>Min of ($I_{PEAK1}$ or $I_{PEAK2}$) minus $I_{VALLEY}$</td>
<td>200</td>
<td>300</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{VALLEY}$</td>
<td>Valley current limit threshold</td>
<td>0.95</td>
<td>1.2</td>
<td>1.4</td>
<td>A</td>
</tr>
<tr>
<td>THERMAL SHUTDOWN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{SD}$</td>
<td>Thermal shutdown threshold</td>
<td>$T_J$ rising</td>
<td>175</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>$T_{SD-HYS}$</td>
<td>Thermal shutdown hysteresis</td>
<td></td>
<td></td>
<td></td>
<td>°C</td>
</tr>
</tbody>
</table>
6.6 Typical Characteristics

At $T_A = 25^\circ$C, $V_{OUT} = 12$ V, $L_O = 68$ µH, $R_{ON} = 105$ kΩ, unless otherwise specified.

- **Graph 1.** Conversion Efficiency (Log Scale)
- **Graph 2.** Conversion Efficiency (Linear Scale)
- **Graph 3.** $V_{IN}$ Shutdown and Sleep Supply Current vs Temperature
- **Graph 4.** $V_{IN}$ Shutdown and Sleep Supply Current vs Input Voltage
- **Graph 5.** $V_{IN}$ Active Current vs Temperature
- **Graph 6.** $V_{IN}$ Active Current vs Input Voltage
Typical Characteristics

At $T_A = 25°C$, $V_{OUT} = 12$ V, $L_O = 68 \, \mu H$, $R_{RON} = 105 \, k\Omega$, unless otherwise specified.

![Graph 1: Feedback Comparator Threshold vs Temperature](image1)

![Graph 2: MOSFETs On-State Resistance vs Temperature](image2)

![Graph 3: Peak and Valley Current Limit vs Temperature](image3)

![Graph 4: COT On-Time vs $V_{IN}$](image4)
7 Detailed Description

7.1 Overview

The LM5164 is an easy-to-use, ultra-low I\textsubscript{Q} constant on-time (COT) synchronous step-down buck regulator. With integrated high-side and low-side power MOSFETs, the LM5164 is a low-cost, highly efficient buck converter that operates from a wide input voltage of 6 V to 100 V, delivering up to 1 A DC load current. The LM5164 is available in the 8-pin SO PowerPAD package. This constant on-time (COT) converter is ideal for low-noise, high-current, and fast load transient requirements, operating with a predictive on-time switching pulse. Over the input voltage range, input voltage feedforward is employed to achieve a quasi-fixed switching frequency. A controllable on-time as low as 50 ns permits high step-down ratios and a minimum forced off-time of 50 ns provides extremely high duty-cycles allowing V\textsubscript{IN} to drop close to V\textsubscript{OUT} before frequency foldback occurs. At light loads the device transitions into an ultra-low I\textsubscript{Q} mode to maintain high efficiency and prevent draining battery cells connected to the input when the system is in standby. The LM5164 implements a smart peak and valley current limit detection circuit to ensure robust protection during output short circuit conditions. Control loop compensation is not required for this regulator, reducing design time and external component count.

The LM5164 incorporates additional features for comprehensive system requirements, including an open-drain Power Good circuit for power-rail sequencing and fault reporting, internally-fixed soft start, monotonic start-up into prebiased loads, precision enable for programmable line undervoltage lockout (UVLO), smart cycle-by-cycle current limit for optimal inductor sizing, and thermal shutdown with automatic recovery. These features enable a flexible and easy-to-use platform for a wide range of applications. The LM5164 supports a wide range of end equipment systems requiring a regulated output from a high input supply where the transient voltage deviates from its DC level. Examples of such end equipment systems are 48 V automotive systems, high cell count battery pack systems, 24 V industrial systems, and 48 V telecom and PoE voltage ranges. The pin arrangement is designed for a simple layout requiring only a few external components.
7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Control Architecture

The LM5164 step-down switching converter employs a constant on time (COT) control scheme. The COT control scheme sets a fixed on-time $t_{ON}$ of the high-side FET using a timing resistor ($R_{ON}$). The $t_{ON}$ is adjusted as $V_{in}$ changes and is inversely proportion to input voltage to maintain a fixed frequency when in continuous conduction mode (CCM). After expiration of $t_{ON}$, the high side FET remains off until the feedback pin is equal or below the reference voltage of 1.2 V. In order to maintain stability, the feedback comparator requires a minimal ripple voltage that is in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage during the off-time must be large enough to dominate any noise present at the feedback node. The minimum recommended ripple voltage is 20 mV. Refer to 表 1 for different types of ripple injection schemes that ensure stability over the full input voltage range.

During a rapid start-up or a positive load step, the regulator operates with minimum off-times until regulation is achieved. This feature enables extremely fast load transient response with minimum output voltage undershoot. When regulating the output in steady-state operation, the off-time automatically adjusts itself to produce the SW-pin duty cycle required for output voltage regulation to maintain a fixed switching frequency. In CCM the operating frequency $F_{SW}$ is programmed by the $R_{RON}$ resistor and can be calculated using 公式 1.

$$F_{SW} (kHz) = \frac{V_{OUT} (V) \cdot 2500}{R_{RON} (k\Omega)}$$  (1)
**Feature Description**

表 1. Ripple Generation Methods

<table>
<thead>
<tr>
<th>TYPE 1</th>
<th>TYPE 2</th>
<th>TYPE 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest Cost</td>
<td>Reduced Ripple</td>
<td>Minimum Ripple</td>
</tr>
</tbody>
</table>

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{ESR}$</td>
<td>$\geq \frac{20mV \cdot V_{OUT}}{V_{FB1} \cdot \Delta L_{(nom)}}$</td>
<td>$2mV \cdot C_{OUT}$</td>
</tr>
<tr>
<td>$R_{ESR}$</td>
<td>$\geq \frac{V_{OUT}}{2 \cdot V_{IN} \cdot F_{SW} \cdot C_{OUT}}$</td>
<td>$\geq \frac{1}{2 \pi \cdot F_{SW} \cdot (R_{FB1}</td>
</tr>
<tr>
<td>$C_{FF}$</td>
<td>$\geq \frac{10}{F_{SW} \cdot (R_{FB1}</td>
<td></td>
</tr>
<tr>
<td>$C_{A}$</td>
<td>$\geq \frac{10}{F_{SW} \cdot (R_{FB1}</td>
<td></td>
</tr>
</tbody>
</table>

表 1 presents 3 different methods for generating appropriate voltage ripple at the feedback node. Type-1 ripple generation method uses a single resistor, $R_{ESR}$ in series with the output capacitor. The generated voltage ripple has two components, capacitive ripple caused by the inductor ripple current charging and discharging the output capacitor and resistive ripple caused by the inductor ripple current flowing into the output capacitor and through series resistance $R_{ESR}$. The capacitive ripple component is out of phase with the inductor current and does not decrease monotonically during the off-time. The resistive ripple component is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at $V_{OUT}$ for stable operation. If this condition is not satisfied, unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off time. 公式 2 and 公式 3 define the value of the series resistance $R_{ESR}$ to ensure sufficient in-phase ripple at the feedback node.

Type-2 ripple generation uses a $C_{FF}$ capacitor in addition to the series resistor. As the output voltage ripple is directly AC-coupled by $C_{FF}$ to the feedback node, the $R_{ESR}$ and ultimately the output voltage ripple are reduced by a factor of $V_{OUT} / V_{FB1}$.

Type-3 ripple generation uses an RC network consisting of $R_{A}$ and $C_{A}$, and the switch node voltage to generate a triangular ramp that is in-phase with the inductor current. This triangular wave is the AC-coupled into the feedback node with capacitor $C_{B}$. Because this circuit does not use output voltage ripple, it is suited for applications where low output voltage ripple is critical. Application note AN-1481 provides additional details on this topic.

Diode emulation mode (DEM) prevents negative inductor current, and pulse skipping maintains highest efficiency at light load currents by decreasing the effective switching frequency. DEM operation occurs when the synchronous power MOSFET switches off as inductor valley current reaches zero. Here, the load current is less than half of the peak-to-peak inductor current ripple in CCM. Turning off the low-side MOSFET at zero current reduces switching loss, and preventing negative current conduction reduces conduction loss. Power conversion efficiency is thus higher in a DEM converter than an equivalent forced-PWM CCM converter. With DEM operation, the duration that both power MOSFETs remain off progressively increases as load current decreases. When this idle duration exceeds 15 μs, the converter transitions into an ultra-low $I_{Q}$ mode, consuming only 10-μA quiescent current from the input.
7.3.2 Internal VCC Regulator and Bootstrap Capacitor

The LM5164 contains an internal linear regulator that is powered from VIN with a nominal output of 5 V, eliminating the need for an external capacitor to stabilize the linear regulator. The internal VCC regulator supplies current to internal circuit blocks including the synchronous FET driver and logic circuits. The input pin (VIN) can be connected directly to line voltages up to 100 V. As the power MOSFET has a low total gate charge, use a low bootstrap capacitor value to reduce the stress on the internal regulator. It is required to select a high-quality 2.2-nF 50-V X7R ceramic bootstrap capacitor as specified in the Absolute Maximum Ratings. Selecting a higher value capacitance stresses the internal VCC regulator and damages the device. A lower capacitance than required may not be sufficient to drive the internal gate of the power MOSFET. An internal diode connects from the linear regulator to the BST pin to replenish the charge in the high-side gate drive bootstrap capacitor when the SW voltage is low.

7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.2 V reference. The LM5164 voltage regulation loop regulates the output voltage by maintaining the FB voltage equal to the internal reference voltage, V_{REF}. A resistor divider programs the ratio from output voltage V_{OUT} to FB. For a target V_{OUT} setpoint, calculate R_{FB2} based on the selected R_{FB1} using 公式10.

\[
R_{FB2} = \frac{1.2\,V}{V_{OUT} - 1.2\,V} \cdot R_{FB1}
\]

(10)

TI recommends selecting R_{FB1} in the range of 100 kΩ to 1 MΩ for most applications. A larger R_{FB1} consumes less DC current, which is mandatory if light-load efficiency is critical. R_{FB1} larger than 1 MΩ is not recommended as the feedback path becomes more susceptible to noise. It is important to route the feedback trace away from the noisy area of the PCB and keep the feedback resistors close to the FB pin.

7.3.4 Internal Soft Start

The LM5164 employs an internal soft-start control ramp that allows the output voltage to gradually reach a steady-state operating point, thereby reducing start-up stresses and current surges. The soft-start feature produces a controlled, monotonic output voltage start-up. The soft-start time is internally set to 3 ms.

7.3.5 ON-Time Generator

The on-time of the LM5164 high-side FET is determined by the R_{RON} resistor and is inversely proportional to the input voltage, V_{IN}. The inverse relationship with V_{IN} results in a nearly constant frequency as V_{IN} is varied. Calculate the on-time using 公式11.

\[
t_{ON} (\mu s) = \frac{R_{RON} (k\Omega)}{V_{IN} (V) \cdot 2.5}
\]

(11)

Determine the R_{RON} resistor using 公式12 to set a specific switching frequency in CCM.

\[
R_{RON} (k\Omega) = \frac{V_{OUT} (V) \cdot 2500}{F_{SW} (kHz)}
\]

(12)

Select R_{RON} for a minimum on-time (at maximum V_{IN}) greater than 50 ns for proper operation. In addition to this minimum on-time, the maximum frequency for this device is limited to 1 MHz.

7.3.6 Current Limit

The LM5164 manages overcurrent conditions with cycle-by-cycle current limiting of the peak inductor current. The current sensed in the high-side MOSFET is compared every switching cycle to the current limit threshold (1.5 A). To protect the converter from potential current runaway conditions, the LM5164 includes a fold-back valley current limit feature, set at 1.2 A, that is enabled if a peak current limit is detected. As shown in 图11, if the peak current in the high-side MOSFET exceeds 1.5 A (typical), the present cycle is immediately terminated.
Feature Description (接下页)

regardless of the programmed on-time ($t_{\text{ON}}$), the high-side MOSFET is turned off and the fold-back valley current limit is activated. The low-side MOSFET remains on until the inductor current drops below this fold-back valley current limit, after which the next on-pulse is initiated. This method folds back the switching frequency to prevent overheating and limits the average output current to less than 1.5 A to ensure proper short-circuit and heavy-load protection of the LM5164.

![Current Limit Timing Diagram](image)

Current is sensed after a leading-edge blanking time following the high-side MOSFET turnon transition. The propagation delay of the current limit comparator is 100 ns. During high step-down conditions when the on-time is less than 100 ns, a back-up peak current limit comparator in the low-side FET also set at 1.5 A will enable the fold-back valley current limit set at 1.2 A. This innovative current limit scheme enables ultra-low duty-cycle operation permitting large step down voltage conversions while ensuring robust protection of the converter.

7.3.7 N-Channel Buck Switch and Driver

The LM5164 integrates an N-channel buck switch and associated floating high-side gate driver. The gate-driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage bootstrap diode. A high quality 2.2-nF 50-V X7R ceramic capacitor connected between the BST and SW pins provides the voltage to the high-side driver during the buck switch on-time. See Internal VCC Regulator and Bootstrap Capacitor for limitations. During the off-time, the SW pin is pulled down to approximately 0 V, and the bootstrap capacitor charges from the internal VCC through the internal bootstrap diode. The minimum off-timer, set to 50 ns (typical), ensures a minimum time each cycle to recharge the bootstrap capacitor. When the on-time is less than 300ns, the minimum off-timer is forced to 250 ns to ensure that the BST capacitor is charged in a single cycle. This is vital during wake up from sleep mode when the BST capacitor is most likely discharged.

7.3.8 Synchronous Rectifier

The LM5164 provides an internal low-side synchronous rectifier N-channel MOSFET. This MOSFET provides a low-resistance path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier operates in a diode emulation mode. Diode emulation enables the regulator to operate in a pulse-skipping mode during light load conditions. This mode leads to a reduction in the average switching frequency at light loads. Switching losses and FET gate driver losses, both of which are proportional to switching frequency, are significantly reduced at very light loads and efficiency is improved. This pulse-skipping mode also reduces the circulating inductor current and losses associated with conventional CCM at light loads.
Feature Description (接下页)

7.3.9 Enable/Undervoltage Lockout (EN/UVLO)

The LM5164 contains a dual-level EN/UVLO circuit. When the EN/UVLO voltage is below 1.1 V (typical), the converter is in a low-current shutdown mode and the input quiescent current ($I_Q$) is dropped down to 3 µA. When the voltage is greater than 1.1 V but less than 1.5 V (typical), the converter is in standby mode. In standby mode the internal bias regulator is active while the control circuit is disabled. When the voltage exceeds the rising threshold of 1.5 V (typical), normal operation begins. Install a resistor divider from VIN to GND to set the minimum operating voltage of the regulator. Use 公式 13 and 公式 14 to calculate the input UVLO turn-on and turn-off voltages, respectively.

\[
V_{IN(on)} = 1.5V \left(1 + \frac{R_{UV1}}{R_{UV2}}\right)
\]

\[
V_{IN(off)} = 1.4V \left(1 + \frac{R_{UV1}}{R_{UV2}}\right)
\]

TI recommends selecting $R_{UV1}$ in the range of 1 MΩ for most applications. A larger $R_{UV1}$ consumes less DC current, which is mandatory if light-load efficiency is critical. If input UVLO is not required, the power-supply designer can either drive EN/UVLO as an enable input driven by a logic signal or connect it directly to VIN. If EN/UVLO is directly connected to VIN, the regulator begins switching as soon as the internal bias rails are active.

7.3.10 Power Good (PGOOD)

The LM5164 provides a PGOOD flag pin to indicate when the output voltage is within the regulation level. Use the PGOOD signal for start-up sequencing of downstream converters or for fault protection and output monitoring. PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 14 V. The typical range of pullup resistance is 10 kΩ to 100 kΩ. If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail. When the FB voltage exceeds 95% of the internal reference $V_{REF}$, the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 90% of $V_{REF}$, an internal 25-Ω PGOOD switch turns on and PGOOD is pulled low to indicate that the output voltage is out of regulation. The rising edge of PGOOD has a built-in de-glitch delay of 5 µs.

7.3.11 Thermal Protection

The LM5164 includes an internal junction temperature monitor to protect the device in the event of a higher than normal junction temperature. If the junction temperature exceeds 175°C (typical), thermal shutdown occurs to prevent further power dissipation and temperature rise. The LM5164 initiates a restart sequence when the junction temperature falls to 165°C, based on a typical thermal shutdown hysteresis of 10°C. This is a non-latching protection, and, as such, the device will cycle into and out of thermal shutdown if the fault persists.
7.4 Device Functional Modes

7.4.1 Shutdown Mode

EN/UVLO provides ON and OFF control for the LM5164. When \( V_{\text{EN/UVLO}} \) is below approximately 1.1 V, the device is in shutdown mode. Both the internal linear regulator and the switching regulator are off. The quiescent current in shutdown mode drops to 3 \( \mu \)A at \( V_{\text{IN}} = 24 \) V. The LM5164 also employs internal bias rail undervoltage protection. If the internal bias supply voltage is below its UV threshold, the regulator remains off.

7.4.2 Active Mode

The LM5164 is in active mode when \( V_{\text{EN/UVLO}} \) is above the precision enable threshold and the internal bias rail is above its UV threshold. In COT active mode, the LM5164 is in one of three modes depending on the load current:

1. CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple
2. Pulse skipping and diode emulation mode (DEM) when the load current is less than half of the peak-to-peak inductor current ripple in CCM operation
3. Current limit CCM with peak and valley current limit protection when an overcurrent condition is applied at the output.

7.4.3 Sleep Mode

Control Architecture gives a brief introduction to the LM5164 diode emulation (DEM) feature. The converter enters DEM during light-load conditions when the inductor current decays to zero and the synchronous MOSFET is turned off to prevent negative current in the system. In the DEM state, the load current is lower than half the peak-to-peak inductor current ripple and the switching frequency decreases when the load is further decreased as the device operates in a pulse skipping mode. A switching pulse is set when \( V_{\text{FB}} \) drops below 1.2 V.

As the frequency of operation decreases and \( V_{\text{FB}} \) remains above 1.2 V (\( V_{\text{REF}} \)) with the output capacitor sourcing the load current for greater than 15 \( \mu \)s, the converter enters an ultra-low \( I_{Q} \) sleep mode to prevent draining the input power supply. The input quiescent current \( (I_{Q}) \) required by the LM5164 decreases to 10 \( \mu \)A in sleep mode, improving the light-load efficiency of the regulator. In this mode all internal controller circuits are turned off to ensure very low current consumption by the device. Such low \( I_{Q} \) renders the LM5164 as the best option to extend operating lifetime for off-battery applications. The FB comparator and internal bias rail are active to detect when the FB voltage drops below the internal reference \( V_{\text{REF}} \) and the converter transitions out of sleep mode into active mode. There is a 9 \( \mu \)s wake-up delay from sleep to active states.
8 Application and Implementation

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5164 requires only a few external components to step down from a wide range of supply voltages to a fixed output voltage. Several features are integrated to meet system design requirements, including precision enable, input voltage UVLO, internal soft start, programmable switching frequency, and a PGOOD indicator.

To expedite and streamline the process of designing of a LM5164-based converter, a comprehensive LM5164 Quickstart calculator is available for download to assist the designer with component selection for a given application. This tool is complemented by the availability of an evaluation module (EVM), numerous PSPICE models, as well as TI’s WEBENCH® Power Designer.

8.2 Typical Application

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation and test results of an LM5164-powered implementation, see TI Designs reference design library.

The schematic of a 12-V, 1-A COT converter is shown in 图 12.

![COT Converter Schematic](COT_Schematic.png)

图 12. Typical Application $V_{\text{IN(nom)}} = 48$ V, $V_{\text{OUT}} = 12$ V, $I_{\text{OUT(max)}} = 1$ A, $F_{\text{SW(nom)}} = 300$ kHz

This and subsequent design examples are provided herein to showcase the LM5164 converter in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor may be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See Power Supply Recommendations for more detail.
8.2.1 Design Requirements

The target full-load efficiency is 92% based on a nominal input voltage of 48 V and an output voltage of 12 V. The required input voltage range is 15 V to 100 V. The LM5164 delivers a fixed 12 V output voltage. The switching frequency is set by resistor $R_{\text{RON}}$ at 300 kHz. The output voltage soft-start time is 3 ms. The required components are listed in 表2. Refer to the LM5164-Q1EVM-041 EVM user’s guide for more detail.

<table>
<thead>
<tr>
<th>COUNT</th>
<th>REF DES</th>
<th>VALUE</th>
<th>DESCRIPTION</th>
<th>PART NUMBER</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>$C_n$</td>
<td>2.2 µF</td>
<td>Capacitor, Ceramic, 2.2µF, 100V, X7R, 10%</td>
<td>CGA6N3X7R2A22SK230AB</td>
<td>TDK</td>
</tr>
<tr>
<td>1</td>
<td>$C_{\text{OUT}}$</td>
<td>22 µF</td>
<td>Capacitor, Ceramic, 22µF, 25V, X7R, 10%</td>
<td>Tmk226B7226KMHT</td>
<td>Taiyo Yuden</td>
</tr>
<tr>
<td>1</td>
<td>$C_a$</td>
<td>3300 pF</td>
<td>Capacitor, Ceramic, 3300pF, 16V, X7R, 10%</td>
<td>CGA3E2X7R2A332K080AA</td>
<td>TDK</td>
</tr>
<tr>
<td>1</td>
<td>$C_b$</td>
<td>56 pF</td>
<td>Capacitor, Ceramic, 56pF, 50V, X7R, 10%</td>
<td>C0603C560J5GACTU</td>
<td>Kemet</td>
</tr>
<tr>
<td>1</td>
<td>$C_{\text{BST}}$</td>
<td>2.2 nF</td>
<td>Capacitor, Ceramic, 2200pF, 50V, X7R, 10%</td>
<td>GCM155R71H222KA37D</td>
<td>Murata</td>
</tr>
<tr>
<td>1</td>
<td>$L_f$</td>
<td>68 µH</td>
<td>Inductor, 68 µH, 170 m$\Omega$, &gt;1.8A</td>
<td>MSS1246T-683MLB</td>
<td>Coilcraft</td>
</tr>
<tr>
<td>1</td>
<td>$R_{\text{RON}}$</td>
<td>100 k$\Omega$</td>
<td>Resistor, Chip, 100 k, 1%, 0.1 W, 0603</td>
<td>RG1608P-1053-B-T5</td>
<td>Susumu Co Ltd</td>
</tr>
<tr>
<td>1</td>
<td>$R_{\text{FB1}}$</td>
<td>453 k$\Omega$</td>
<td>Resistor, Chip, 453 k, 1%, 0.1 W, 0603</td>
<td>RT0603BRD07448KL</td>
<td>Yageo</td>
</tr>
<tr>
<td>1</td>
<td>$R_{\text{FB2}}$</td>
<td>49.9 k$\Omega$</td>
<td>Resistor, Chip, 49.9 k, 1%, 0.1 W, 0603</td>
<td>RG1608P-4992-B-T5</td>
<td>Susumu Co Ltd</td>
</tr>
<tr>
<td>1</td>
<td>$R_1$</td>
<td>453 k$\Omega$</td>
<td>Resistor, Chip, 453 k, 1%, 0.1W, 0603</td>
<td>RT0603BRD07453KL</td>
<td>Yageo</td>
</tr>
<tr>
<td>1</td>
<td>$U_1$</td>
<td>Wide $V_{\text{IN}}$ synchronous buck converter</td>
<td>LM5164DDAR</td>
<td>TI</td>
<td></td>
</tr>
</tbody>
</table>

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5164 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ($V_{\text{IN}}$), output voltage ($V_{\text{OUT}}$), and output current ($I_{\text{OUT}}$) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:
- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Switching Frequency ($R_{\text{RON}}$)

The switching frequency of LM5164 is set by the on-time programming resistor placed at RON. As shown by 公式15, a standard 100 k$\Omega$, 1% resistor sets the switching frequency at 300 kHz.

$$R_{\text{RON}}(k\Omega) = \frac{V_{\text{OUT}}(V) \cdot 2500}{F_{\text{SW}}(kHz)}$$  \hspace{1cm} (15)

Note that at very low duty cycles, the 50 ns minimum controllable on-time of the high-side MOSFET, $t_{\text{ON(min)}}$, limits the maximum switching frequency. In CCM, $t_{\text{ON(min)}}$ limits the voltage conversion step-down ratio for a given switching frequency. Calculate the minimum controllable duty cycle using 公式16.

$$D_{\text{MIN}} = t_{\text{ON(min)}} \cdot F_{\text{SW}}$$  \hspace{1cm} (16)

Ultimately, the choice of switching frequency for a given output voltage affects the available input voltage range, solution size and efficiency. The maximum supply voltage for a given $t_{\text{ON(min)}}$ before switching frequency reduction occurs is given by 公式17.
8.2.2.3 Buck Inductor ($L_O$)

The inductor ripple current (assuming CCM operation) and peak inductor current are given respectively by

$$\Delta I_L = \frac{V_{OUT}}{F_{SW} \cdot L_O} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

(18)

$$I_{L(peak)} = I_{OUT(max)} + \frac{\Delta I_L}{2}$$

(19)

For most applications, choose an inductance such that the inductor ripple current, $\Delta I_L$, is between 30% and 50% of the rated load current at nominal input voltage. Calculate the inductance using

$$L_O = \frac{V_{OUT}}{F_{SW} \cdot \Delta I_L} \left(1 - \frac{V_{OUT}}{V_{IN(nom)}}\right)$$

(20)

Choosing a 68 $\mu$H inductor in this design results in 447 mA peak-to-peak ripple current at a nominal input voltage of 48 V, equivalent to 45% of the 1 A rated load current.

Check the inductor data sheet to make sure the saturation current of the inductor is well above the current limit setting of the LM5164. Ferrite-core inductors have relatively lower core losses and are preferred at high switching frequencies, but exhibit a hard saturation characteristic – the inductance collapses abruptly when the saturation current is exceeded. This results in an abrupt increase in inductor ripple current, higher output voltage ripple, and reduced efficiency in turn compromising reliability. Note that inductor saturation current levels generally decrease as the core temperature increases.

8.2.2.4 Output Capacitor ($C_{OUT}$)

Select a ceramic output capacitor to limit the capacitive voltage ripple at the converter output. This is the sinusoidal ripple voltage that is generated from the triangular inductor current ripple flowing into and out of the capacitor. Select an output capacitance using

$$C_{OUT} \geq \frac{\Delta I_L}{8 \cdot F_{SW} \cdot V_{OUT(ripple)}}$$

(21)

Substituting $\Delta I_L(nom)$ of 447 mA gives $C_{OUT}$ greater than 3.1 $\mu$F. With voltage coefficients of ceramic capacitors taken in consideration, a 22-$\mu$F, 25-V rated capacitor with X7R dielectric is selected.

8.2.2.5 Input Capacitor ($C_{IN}$)

An input capacitor is necessary to limit the input ripple voltage while providing AC current to the buck power stage at every switching cycle. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the VIN and GND pins of the LM5164. The input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, the peak-to-peak ripple voltage amplitude is given by

$$V_{IN(ripple)} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR}$$

(22)

The input capacitance required for a load current, based on an input voltage ripple specification ($\Delta V_{IN}$), is given by

$$C_{IN} \geq \frac{\Delta V_{IN}}{F_{SW} \cdot V_{OUT(ripple)}}$$

(23)
The recommended high-frequency input capacitance is 2.2 µF or higher. Ensure the input capacitor is a high-quality X7S or X7R ceramic capacitor with sufficient voltage rating for $C_{IN}$. Based on the voltage coefficient of ceramic capacitors, choose a voltage rating of twice the maximum input voltage. Additionally, some bulk capacitance is required if the LM5164 is not located within approximately 5 cm from the input voltage source. This capacitor provides parallel damping to the resonance associated with parasitic inductance of the supply lines and high-Q ceramics. See Power Supply Recommendations for more detail.

8.2.2.6 Type 3 Ripple Network

A Type 3 ripple generation network uses an RC filter consisting of $R_A$ and $C_A$ across SW and $V_{OUT}$ to generate a triangular ramp that is in phase with the inductor current. This triangular ramp is then AC-coupled into the feedback node using capacitor $C_B$ as shown in 图 12. Type 3 ripple injection is suited for applications where low output voltage ripple is crucial.

Calculate $R_A$ and $C_A$ using 公式 24 and 公式 25 to provide the required ripple amplitude at the FB pin.

\[
C_A \geq \frac{10}{F_{SW} \cdot (R_{FB1} || R_{FB2})}
\]

(24)

For the feedback resistor values given in 图 12, 公式 24 dictates a minimum $C_A$ of 742 pF. In this design, a 3300 pF capacitance is chosen. This is done to keep $R_A$ within practical limits between 100 kΩ and 1 MΩ when using 公式 25.

\[
R_A C_A \geq \frac{(V_{IN(nom)} - V_{OUT}) \cdot t_{ON(nom)}}{20mV}
\]

(25)

Based on $C_A$ set at 3.3 nF, $R_A$ is calculated to be 453 kΩ to provide a 20-mV ripple voltage at FB. The general recommendation for a Type 3 network is to calculate $R_A$ and $C_A$ to get 20 mV of ripple at typical operating conditions, while ensuring a 12-mV minimum ripple voltage on FB at minimum $V_{IN}$.

While the amplitude of the generated ripple does not affect the output voltage ripple, it impacts the output regulation as it reflects as a DC error of approximately half the amplitude of the generated ripple. For example, a converter circuit with Type 3 network that generates a 40-mV ripple voltage at the feedback node has approximately 10-mV worse load regulation scaled up through the FB divider to $V_{OUT}$ than the same circuit that generates a 20-mV ripple at FB. Calculate the coupling capacitance $C_B$ using 公式 26.

\[
C_B \geq \frac{t_{TR-setting}}{3 \cdot R_{FB1}}
\]

where

- $t_{TR-setting}$ is desired load transient response settling time

(26)

$C_B$ calculates to 56 pF based on a 75-µs settling time. This value avoids excessive coupling capacitor discharge by the feedback resistors during sleep intervals when operating at light loads. To avoid capacitance fall-off with DC bias, use a COG or NP0 dielectric capacitor for $C_B$. 

\[
C_{IN} \geq \frac{l_{OUT} \cdot D \cdot (1 - D)}{F_{SW} \cdot (V_{IN(ripple)} - l_{OUT} \cdot R_{ESR})}
\]

(23)
8.2.3 Application Curves

*Graphs showing conversion efficiency, load and line regulation performance, load step response, and no-load/full-load start-up with VIN.*
图 19. No-Load Start-up and Shutdown with EN/UVLO

图 20. Full-Load Start-up and Shutdown with EN/UVLO

图 21. Pre-bias Start-up with EN/UVLO

图 22. Short Circuit Applied

图 23. Short Circuit Recovery

图 24. No Load to Short Circuit/Short Circuit Recovery
9 Power Supply Recommendations

The LM5164 buck converter is designed to operate from a wide input voltage range between 6 V and 100 V. The characteristics of the input supply must be compatible with the Absolute Maximum Ratings and Recommended Operating Conditions tables. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Estimate the average input current with the equation 27.

\[
I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}
\]

where

- \( \eta \) is the efficiency (27)

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at \( V_{IN} \) each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the converter is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps to damp the input resonant circuit and reduce any voltage overshoots. A 10-\( \mu \)F electrolytic capacitor with a typical ESR of 0.5 \( \Omega \) provides enough damping for most input circuit configurations.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report Simple Success with Conducted EMI for DC-DC Converters (SNVA489) provides helpful suggestions when designing an input filter for any switching regulator.
10 Layout

10.1 Layout Guidelines

PCB layout is a critical portion of good power supply design. There are several paths that conduct high slew-rate currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise and EMI or degrade the power supply performance.

1. To help eliminate these problems, bypass the VIN pin to GND with a low-ESR ceramic bypass capacitor with a high-quality dielectric. Place \( C_{\text{IN}} \) as close as possible to the LM5164 VIN and GND pins. Grounding for both the input and output capacitors should consist of localized top-side planes that connect to the GND pin and GND PAD.

2. Minimize the loop area formed by the input capacitor connections to the VIN and GND pins.

3. Locate the inductor close to the SW pin. Minimize the area of the SW trace or plane to prevent excessive capacitive coupling.

4. Tie the GND pin directly to the power pad under the device and to a heat-sinking PCB ground plane.

5. Use a ground plane in one of the middle layers as a noise shielding and heat dissipation path.

6. Have a single-point ground connection to the plane. Route the ground connections for the feedback, soft-start, and enable components to the ground plane. This prevents any switched or load currents from flowing in analog ground traces. If not properly handled, poor grounding results in degraded load regulation or erratic output voltage ripple behavior.

7. Make \( V_{\text{IN}} \), \( V_{\text{OUT}} \) and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.

8. Minimize trace length to the FB pin. Place both feedback resistors, \( R_{\text{FB1}} \) and \( R_{\text{FB2}} \), close to the FB pin. Place \( C_{\text{FF}} \) (if needed) directly in parallel with \( R_{\text{FB1}} \). If output setpoint accuracy at the load is important, connect the \( V_{\text{OUT}} \) sense at the load. Route the \( V_{\text{OUT}} \) sense path away from noisy nodes and preferably through a layer on the other side of a grounded shielding layer.

9. The RON pin is sensitive to noise. Thus, locate the \( R_{\text{RON}} \) resistor as close as possible to the device and route with minimal lengths of trace. The parasitic capacitance from RON to GND must not exceed 20 pF.

10. Provide adequate heat sinking for the LM5164 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pad to the PCB ground plane. If the PCB has multiple copper layers, these thermal vias must also be connected to inner layer heat-spreading ground planes.

10.1.1 Compact PCB Layout for EMI Reduction

Radiated EMI generated by high di/dt components relates to pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to minimizing radiated EMI is to identify the pulsing current path and minimize the area of that path.

The critical switching loop of the buck converter power stage in terms of EMI is denoted in 图 27. The topological architecture of a buck converter means that a particularly high di/dt current path exists in the loop comprising the input capacitor and the integrated MOSFETs of the LM5164, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing the effective loop area.
The input capacitor provides the primary path for the high di/dt components of the high-side MOSFET’s current. Placing a ceramic capacitor as close as possible to the VIN and GND pins is the key to EMI reduction. Keep the trace connecting SW to the inductor as short as possible and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper pours (shapes) for current conduction path to minimize parasitic resistance. Place the output capacitor close to the V_OUT side of the inductor, and connect the capacitor’s return terminal to the GND pin and exposed PAD of the LM5164.

10.1.2 Feedback Resistors

Reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. This reduces the trace length of FB signal and noise coupling. The FB pin is the input to the feedback comparator, and as such is a high impedance node sensitive to noise. The output node is a low impedance node, so the trace from V_OUT to the resistor divider can be long if a short path is not available.

Route the voltage sense trace from the load to the feedback resistor divider, keeping away from the SW node, the inductor and V_IN to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high feedback resistances, greater than 100 kΩ, are used to set the output voltage. Also, route the voltage sense trace on a different layer from the inductor, SW node and V_IN, such that there is a ground plane that separates the feedback trace from the inductor and SW node copper polygon. This provides further shielding for the voltage feedback path from switching noise sources.
10.2 Layout Example

图 28 shows an example layout for the PCB top layer of a 2-layer board with essential components placed on the top side.

图 28. LM5164 Single-Sided PCB Layout Example
11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 开发支持

- LM5164 快速入门计算器
- LM5164 仿真模型
- 如需 TI 的参考设计库，请访问 TiDesigns
- 如需 TI WEBENCH 设计环境，请访问 WEBENCH® 设计中心

11.1.2.1 使用 WEBENCH® 工具创建定制设计

请单击此处，使用 LM5164 器件并借助 WEBENCH® 电源设计器创建定制设计。

1. 首先输入输入电压（V_IN）、输出电压 (V_OUT) 和输出电流 (I_OUT) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.2 相关文档

请参阅如下相关文档：

- 《LM5164-Q1EVM-041 EVM 用户指南》(SNVU620)
- 《为您的 COT 降压转换器选择理想的纹波生成网络》(SNVA776)
- 白皮书：
  - 《评估适用于具有成本效益的严苛应用的宽 V_IN、低 EMI 同步降压 应用
  - 《电源的传导 EMI 规格概述》
  - 《电源的辐射 EMI 规格概述》
- TI Designs：
  - TIDA-01395 具有宽输入电压转换器和电池量表且适用于智能恒温器的 24V 交流电源级 (TIDUCW0)
- Power House 博客：
  - 使用低静态电流开关进行高电压转换
- Industrial Strength 博客：
  - 为工业应用中的智能传感器发送器 供电
  - Industrial Strength 设计 – 第 1 部分
  - 楼宇自动化趋势：预测性维护
  - 楼宇自动化趋势：用于改善用户舒适度的互联传感器
- 《AN-2162：轻松解决直流/直流转换器的传导 EMI 问题》(SNVA489)
- 《汽车启动仿真器用户指南》(SLVU984)
- 《使用新的热指标》(SBVA025)
- 《半导体和 IC 封装热指标》(SPRA953)
11.3 接收文档更新通知
要接收文档更新通知，请导航至 Ti.com.cn 上的器件产品文件夹。单击右上角的“通知我”注册，即可每周接收产品信息更新摘要。有关更改的详细信息，请查看已修订文档中包含的修订历史记录。

11.4 社区资源
下列链接提供到 Ti 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 Ti 技术规范，并且不一定反映 Ti 的观点；请参阅 Ti 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。
设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标
PowerPAD, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告
这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 术语表
SLYZ022 — TI 术语表。
这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息
以下页面包含机械、封装和可订购信息。这些信息是特定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。
重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。


邮寄地址：上海市浦东新区世纪大道1568号中建大厦32楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5164DDAR</td>
<td>ACTIVE</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 150</td>
<td>LM5164</td>
<td>Samples</td>
</tr>
<tr>
<td>LM5164DDAT</td>
<td>ACTIVE</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 150</td>
<td>LM5164</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish**: Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

**Reel Dimensions**

- **Reel Diameter**

**TAPE DIMENSIONS**

- **K0** Dimension designed to accommodate the component width
- **B0** Dimension designed to accommodate the component length
- **A0** Dimension designed to accommodate the component thickness
- **W** Overall width of the carrier tape
- **P1** Pitch between successive cavity centers

**Quadrant Assignments for Pin 1 Orientation in Tape**

- **Q1**
- **Q2**
- **Q3**
- **Q4**

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5164DDAR</td>
<td>SO Power PAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.8</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LM5164DDAT</td>
<td>SO Power PAD</td>
<td>DDA</td>
<td>8</td>
<td>250</td>
<td>330.0</td>
<td>12.8</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM5164DDAR</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>366.0</td>
<td>364.0</td>
<td>50.0</td>
</tr>
<tr>
<td>LM5164DDAT</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>250</td>
<td>366.0</td>
<td>364.0</td>
<td>50.0</td>
</tr>
</tbody>
</table>
MECHANICAL DATA

DDA (R-PDSO-G8)  PowerPAD™ PLASTIC SMALL-OUTLINE

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.15.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

Texas Instruments
www.ti.com
THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, it can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters.

PowerPAD is a trademark of Texas Instruments
LAND PATTERN DATA

DDA (R-PDSO-G8) PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

solder mask
over copper

Example Solder Mask Defined Pad
(See Note C, D)

Non Solder Mask Defined Pad

Example Solder Mask Opening
(Note F)

Center Power Pad Solder Stencil Opening

<table>
<thead>
<tr>
<th>Stencil Thickness</th>
<th>X</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1mm</td>
<td>3.3</td>
<td>2.6</td>
</tr>
<tr>
<td>0.127mm</td>
<td>3.1</td>
<td>2.4</td>
</tr>
<tr>
<td>0.152mm</td>
<td>2.9</td>
<td>2.2</td>
</tr>
<tr>
<td>0.178mm</td>
<td>2.8</td>
<td>2.1</td>
</tr>
</tbody>
</table>

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

www.ti.com
重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI及其代表造成的损害。


邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司