







TPS28225

ZHCSUI2E - MAY 2006 - REVISED JANUARY 2024

TPS28225 高频 4A 灌电流同步 MOSFET 驱动器

1 特性

TEXAS

INSTRUMENTS

- 驱动两个具有 14ns 自适应死区时间的 N 沟道 MOSFET
- 宽栅极驱动电压: 4.5V 至最高 8.8V, 7V 至 8V 时 效率最佳
- 动力总成系统宽输入电压:3V 至最高 27V
- 宽输入 PWM 信号: 2.0V 至最高 13.2V 幅值
- 能够以每相 ≥40A 的电流驱动 MOSFET
- 高频运行:14ns 传播延迟和 10ns 上升/下降时间支 持 2MHz 的 Fsw
- 能够传播 <30ns 的输入 PWM 脉冲
- 低侧驱动器(灌入)导通电阻(0.4Ω)可防止与 dV/dT 相关的击穿电流
- 三态 PWM 输入可实现电源级关断
- 通过同一引脚支持使能(输入)和电源正常(输 出)信号来节省空间
- 热关断 ٠
- UVLO 保护
- 内部自举二极管
- 经济型 SOIC-8 和热增强型 3mm × 3mm VSON-8 封装
- 常见三态输入驱动器的高性能替代产品

2 应用

- 具有模拟或者数字控制的多相位直流 DC 到 DC 转 换器
- 桌面和服务器电压调节模块 (VRM) 和虚拟远程桌面 (EVRD)
- 便携式产品和笔记本稳压器
- 隔离式电源的同步整流


3 说明

TPS28225 是一款高速驱动器,用于驱动具有自适应死 区时间控制的 N 沟道互补驱动功率 MOSFET。此驱动 器经过优化,适用于多种高电流单相和多相直流/直流 转换器。TPS28225 解决方案具有高效率和小尺寸,并 提供低 EMI 发射。

其高效率通过高达 8.8V 的栅极驱动电压、14ns 自适 应死区时间控制、14ns 广播延迟以及高电流 (2A 拉电 流和 4A 灌电流)驱动能力实现。较低栅极驱动器的 0.4Ω 阻抗保持功率 MOSFET 的栅极低于其阈值,并 确保在高 dV/dt 相位结点转换中不会产生击穿电流。由 内部二极管充电的自举电容器支持在半桥配置中使用 N 沟道 MOSFET。

器件	信息
----	----

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)		
TPS28225	D (SOIC , 8)	4.90mm × 3.91mm		
	DRB (VSON, 8)	3.00mm x 3.00mm		



简化版原理图





Table of Contents

1	特性	1
2	应用	1
3	说明	1
	Pin Configuration and Functions	
5	Specifications	4
	5.1 Absolute Maximum Ratings	4
	5.2 ESD Ratings	4
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	5
	5.5 Electrical Characteristics	5
	5.6 Switching Characteristics	6
	5.7 Typical Characteristics	7
6	Detailed Description1	0
	6.1 Overview1	0
	6.2 Functional Block Diagram1	0
	6.3 Feature Description1	
	6.4 Device Functional Modes1	6
7	Application and Implementation1	6

7.1 Application Information	16
7.2 Typical Application	
7.3 System Examples	
8 Power Supply Recommendations	
9 Layout	
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	
10.1 Device Support	
10.2 Documentation Support	
10.3 接收文档更新通知	
10.4 支持资源	
10.5 Trademarks	
10.6 静电放电警告	
10.7 术语表	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	30



4 Pin Configuration and Functions




图 4-1. D Package 8-Pin SOIC Top View




图 4-2. DRB Package 8-Pin VSON Top View

表 4-1. Pin Functions

	PIN						
	N	0.	I/O	DESCRIPTION			
NAME	SOIC	VSON		Electing bootstrap supply pin for the upper gate drive. Connect the bootstrap			
воот	2	2	I/O	Floating bootstrap supply pin for the upper gate drive. Connect the bootstrap capacitor between this pin and the Phase pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.			
EN/PG	7	7	I/O	Enable/power good input/output pin with 1-M Ω impedance. Connect this pin to High to enable and Low to disable the device. When disabled, the device draws less than 350- µ A bias current. If the V _{DD} is below UVLO threshold or over temperature shutdown occurs, this pin is internally pulled low.			
GND	4	4	-	Ground pin. All signals are referenced to this node.			
LGATE	5	5	0	Lower gate drive sink and source output. Connect to the gate of the low-side power N-Channel MOSFET.			
PHASE	8	8	Ι	Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin provides a return path for the upper gate driver.			
PWM	3	3	I	The PWM signal is the control input for the driver. The PWM signal can enter three distinct states during operation, see the 3-state PWM Input section under DETAILED DESCRIPTION for further details. Connect this pin to the PWM output of the controller.			
Thermal pad		Exposed die pad	-	Connect directly to the GND for better thermal performance and EMI.			
UGATE	1	1	0	Upper gate drive sink/source output. Connect to gate of high-side power N-Channel MOSFET.			
VDD	6	6	I	Connect this pin to a 5-V bias supply. Place a high quality bypass capacitor from this pin to GND.			



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (3)}

		MIN	MAX	UNIT
Input supply voltage range, V_{DD} ⁽²⁾		- 0.3	8.8	V
Boot voltage, V _{BOOT}		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V
Phase voltage, V _{PHASE}	DC	- 2		V
	Pulse < 400 ns, E = 20 μ J	- 7	2001	V
Input voltage range, V_{PWM} , $V_{EN/PG}$		- 0.3	13.2	V
Output voltage range, V _{UGATE}		V _{PHASE} - 0.3	V _{BOOT} + 0.3, (V _{BOOT} - V _{PHASE} < 8.8)	V
Output voltage range, v _{UGATE}	Pulse < 100 ns, E = 2 μ J	V _{PHASE} - 2	V _{BOOT} + 0.3, (V _{BOOT} - V _{PHASE} < 8.8)	V
Output voltage range, V _{LGATE}		- 0.3	V _{DD} + 0.3	V
Output voltage range, v _{LGATE}	Pulse < 100 ns, E = 2 μJ	- 2	V _{DD} + 0.3	V
Continuous total power dissipation			See # 5.4	
Operating virtual junction temperature range, T _J		- 40	150	°C
Lead temperature (soldering, 10 sec.)		300	°C	
Storage temperature, T _{stg}		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Data book for thermal limitations and considerations of packages.

(3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Input supply voltage	4.5	7.2	8	V
V _{IN}	Power input voltage	3		32 V - VDD	V
TJ	Operating junction temperature range	- 40		125	°C



5.4 Thermal Information

		TPS2		
	THERMAL METRIC	VSON (DRB)	SOIC (D)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	50.2	123.2	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	57.5	77.0	°C/W
R _{0 JB}	Junction-to-board thermal resistance	25.9	63.5	°C/W
ΨJT	Junction-to-top characterization parameter	1.5	27.7	°C/W
ψJB	Junction-to-board characterization parameter	26.0	63.0	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	9.5	N/A	°C/W

5.5 Electrical Characteristics

 V_{DD} = 7.2 V, EN/PG pulled up to V_{DD} by 100-k Ω resistor, T_A = T_J = -40° C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	/OLTAGE LOCKOUT	L L				
	Rising threshold	V _{PWM} = 0 V	3.2	3.5	3.8	V
	Falling threshold	V _{PWM} = 0 V	2.7	3.0		V
	Hysteresis			0.5		V
BIAS CU	RRENTS				I	
I _{DD(off)}	Bias supply current	V _{EN/PG} = low, PWM pin floating		350		μA
I _{DD}	Bias supply current	V _{EN/PG} = high, PWM pin floating		500		μA
INPUT (P	WM)					
		V _{PWM} = 5 V		185		μA
PWM	Input current	V _{PWM} = 0 V		- 200		μA
	PWM 3-state rising threshold ⁽²⁾			1.0		V
	PWM 3-state falling threshold	V _{PWM} PEAK = 5 V	3.4	3.8	4.0	V
t _{HLD_R}	3-state shutdown Hold-off time			250		ns
T _{MIN}	\ensuremath{PWM} minimum pulse to force $\ensuremath{U_{GATE}}$ pulse	$C_{\rm L}$ = 3 nF at $U_{\rm GATE}$, $V_{\rm PWM}$ = 5 V		30		ns
ENABLE	/POWER GOOD (EN/PG)	1			I	
	Enable high rising threshold	PG FET OFF		1.7	2.1	V
	Enable low falling threshold	PG FET OFF	0.8	1.0		V
	Hysteresis		0.35	0.70		V
	Power good output	V _{DD} = 2.5 V			0.2	V
UPPER G	GATE DRIVER OUTPUT (UGATE)					
	Source resistance	500 mA source current		1.0	2.0	Ω
	Source current ⁽²⁾	V _{UGATE-PHASE} = 2.5 V		2.0		А
t _{RU}	Rise time	C _L = 3 nF		10		ns
	Sink resistance	500 mA sink current		1.0	2.0	Ω
	Sink current ⁽²⁾	V _{UGATE-PHASE} = 2.5 V		2.0		А
t _{FU}	Fall time	C _L = 3 nF		10		ns



5.5 Electrical Characteristics (续)

 V_{DD} = 7.2 V, EN/PG pulled up to V_{DD} by 100-k Ω resistor, T_A = T_J = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LOWEF	R GATE DRIVER OUTPUT (LGAT	Ē)				
	Source resistance	500 mA source current		1.0	2.0	Ω
	Source current ⁽²⁾	V _{LGATE} = 2.5 V		2.0		А
t _{RL}	Rise time ⁽²⁾	C _L = 3 nF		10		ns
	Sink resistance	500 mA sink current		0.4	1.0	Ω
	Sink current ⁽²⁾	V _{LGATE} = 2.5 V		4.0		А
	Fall time ⁽²⁾	C _L = 3 nF		5		ns
BOOTS	STRAP DIODE					
V _F	Forward voltage	Forward bias current 100 mA		1.0		V
THERM	IAL SHUTDOWN	I	L			
	Rising threshold ⁽²⁾		150	160	170	°C
	Falling threshold ⁽²⁾		130	140	150	°C
	Hysteresis			20		°C


Typical values for $T_A = 25^{\circ}C$ Not production tested. (1)


(2)

5.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SWITCH	HING TIME							
t _{DLU}	UGATE turn-off propagation Delay	C _L = 3 nF		14		ns		
t _{DLL}	LGATE turn-off propagation Delay	C _L = 3 nF		14		ns		
t _{DTU}	turn on			14		ns		
t _{DTL}	Dead time UGATE turn off to LGATE turn on	C _L = 3 nF		14		ns		








5.7 Typical Characteristics






5.7 Typical Characteristics (continued)



Copyright © 2024 Texas Instruments Incorporated



5.7 Typical Characteristics (continued)





6 Detailed Description

6.1 Overview

The TPS28225 features a 3-state PWM input compatible with all multi-phase controllers employing 3-state output feature. As long as the input stays within 3-state window for the 250-ns hold-off time, the driver switches both outputs low. This shutdown mode prevents a load from the reversed- output-voltage.

The other features include undervoltage lockout, thermal shutdown and two-way enable/power good signal. Systems without 3-state featured controllers can use enable/power good input/output to hold both outputs low during shutting down.

The TPS28225 is offered in an economical SOIC-8 and thermally enhanced low-size Dual Flat No-Lead (DFN-8) packages. The driver is specified in the extended temperature range of -40° C to 125° C with the absolute maximum junction temperature 150° C.

2 VDD 6 BOOT UVLO Π UGATE 1 EN/PG 7 П 8 PHASE THERMAL SD SHOOT-HLD-OFF TIME THROUGH PROTECTION VDD 27K 3-STATE INPUT PWM 3 5 LGATE CIRCUIT 13K 4 GND

6.2 Functional Block Diagram

For the TPS28225DRB the thermal PAD on the bottom side of package must be soldered and connected to the GND pin and to the GND plane of the PCB in the shortest possible way.



6.3 Feature Description

6.3.1 Undervoltage Lockout (UVLO)

The TPS28225 incorporates an under voltage lockout circuit that keeps the driver disabled and external power FETs in an OFF state when the input supply voltage V_{DD} is insufficient to drive external power FETs reliably.During power up, both gate drive outputs remain low until voltage V_{DD} reaches UVLO threshold, typically 3.5 V. Once the UVLO threshold is reached, the condition of the gate drive outputs is defined by the input PWM and EN/PG signals. During power down the UVLO threshold is set lower, typically 3.0 V. The 0.5 V for the TPS28225 hysteresis is selected to prevent the driver from turning ON and OFF while the input voltage crosses UVLO thresholds, especially with low slew rate. The TPS28225 has the ability to send a signal back to the system controller that the input supply voltage V_{DD} is insufficient by internally pulling down the EN/PG pin. The TPS28225 releases EN/PG pin immediately after the V_{DD} has risen above the UVLO threshold.

6.3.2 Output Active Low

The output active-low circuit effectively keeps the gate outputs low even if the driver is not powered up. This prevents open-gate conditions on the external power FETs and accidental turn on when the main power-stage supply voltage is applied before the driver is powered up. For the simplicity, the output active low circuit is shown in a block diagram as the resistor connected between LGATE and GND pins with another one connected between UGATE and PHASE pins.



6.3.3 Enable/Power Good

The Enable/Power Good circuit allows the TPS28225 to follow the PWM input signal when the voltage at EN/PG pin is above 2.1 V maximum. This circuit has a unique two-way communication capability. This is illustrated by 86-1.




图 6-1. Enable/Power Good Circuit

The EN/PG pin has approximately 1-k Ω internal series resistor. Pulling EN/PG high by an external ≥ 20 -k Ω resistor allows two-way communication between controller and driver. If the input voltage V_{DD} is below UVLO threshold or thermal shut down occurs, the internal MOSFET pulls EN/PG pin to GND through 1-k Ω resistor. The voltage across the EN/PG pin is now defined by the resistor divider comprised by the external pull up resistor, 1-k Ω internal resistor and the internal FET having 1-k Ω R_{DS(on)}. Even if the system controller allows the driver to start by setting its own enable output transistor OFF, the driver keeps the voltage at EN/PG low. Low EN/PG signal indicates that the driver is not ready yet because the supply voltage V_{DD} is low or that the driver is in thermal shutdown mode. The system controller can arrange the delay of PWM input signals coming to the driver until the driver releases EN/PG pin. If the input voltage V_{DD} is back to normal, or the driver is cooled down below its lower thermal shutdown threshold, then the internal MOSFET releases the EN/PG pin and normal operation resumes under the external Enable signal applied to EN/PG input. Another feature includes an internal 1-M Ω resistor that pulls EN/PG pin low and disables the driver in case the system controller accidentally loses connection with the driver. This could happen if, for example, the system controller is located on a separate PCB daughter board.

The EN/PG pin can serve as the second pulse input of the driver additionally to PWM input. The delay between EN/PG and the UGATE going high, provided that PWM input is also high, is only about 30 ns. If the PWM input pulses are synchronized with EN/PG input, then when PWM and EN/PG are high, the UGATE is high and LGATE is low. If both PWM and EN/PG are low, then UGATE and LGATE are both low as well. This means the driver allows operation of a synchronous buck regulator as a conventional buck regulator using the body diode of the low-side power MOSFET as the freewheeling diode. This feature can be useful in some specific applications to allow startup with a pre-biased output or, to improve the efficiency of buck regulator when in power saving mode with low output current.




6.3.4 3-State Input

As soon as the EN/PG pin is set high and input PWM pulses are initiated (see Note below). The dead-time control circuit ensures that there is no overlapping between UGATE and LGATE drive outputs to eliminate shoot through current through the external power FETs. Additionally to operate under periodical pulse sequencing, the TPS28225 has a self-adjustable PWM 3-state input circuit. The 3-state circuit sets both gate drive outputs low, and thus turns the external power FETs OFF if the input signal is in a high impedance state for at least 250 ns typical. At this condition, the PWM input voltage level is defined by the internal 27-k Ω to 13-k Ω resistor divider shown in the block diagram. This resistor divider forces the input voltage to move into the 3-state window. Initially the 3-state window is set between 1.0-V and 2.0-V thresholds. The lower threshold of the 3-state window is always fixed at about 1.0 V. The higher threshold is adjusted to about 75% of the input signal amplitude. The self-adjustable upper threshold allows shorter delay if the input signal enters the 3-state window while the input signal was high, thus keeping the high-side power FET in ON state just slightly longer than 250 ns time constant set by an internal 3-state timer. Both modes of operation, PWM input pulse sequencing and the 3-state condition, are illustrated in the timing diagrams shown in 8 5-19. The self-adjustable upper threshold allows operation in wide range amplitude of input PWM pulse signals. The waveforms in 图 6-2 and 图 6-3 illustrates the TPS28225 operation at normal and 3-state mode with the input pulse amplitudes 6 V and 2.5 V accordingly. After entering into the 3-state window and staying within the window for the hold-off time, the PWM input signal level is defined by the internal resistor divider and, depending on the input pulse amplitude, can be pulled up above the normal PWM pulse amplitude ($\mathbb{8}$ 6-3) or down below the normal input PWM pulse ($\mathbb{8}$ 6-2).

6.3.4.1 TPS28225 3-State Exit Mode

• To exit the 3-state operation mode, the PWM signal should go low and then high at least once.

This is necessary to restore the voltage across the bootstrap capacitor that could be discharged during the 3-state mode if the 3-state condition lasts long enough.



备注

The driver sets UGATE low and LGATE high when PWM is low. When the PWM goes high, UGATE goes high and LGATE goes low.

6.3.4.2 External Resistor Interference

Any external resistor between PWM input and GND with the value lower than 40 k Ω can interfere with the 3state thresholds. If the driver is intended to operate in the 3-state mode, any resistor below 40 k Ω at the PWM and GND should be avoided. A resistor lower than 3.5 k Ω connected between the PWM and GND completely


Copyright © 2024 Texas Instruments Incorporated



disables the 3-state function. In such case, the 3-state window shrinks to zero and the lower 3-state threshold becomes the boundary between the UGATE staying low and LGATE being high and vice versa depending on the PWM input signal applied. It is not necessary to use a resistor <3.5 k Ω to avoid the 3-state condition while using a controller that is 3-state capable. If the rise and fall time of the input PWM signal is shorter than 250 ns, then the driver never enters into the 3-state mode.

In the case where the low-side MOSFET of a buck converter stays on during shutdown, the 3-state feature can be fused to avoid negative resonant voltage across the output capacitor. This feature also can be used during start up with a pre-biased output in the case where pulling the output low during the startup is not allowed due to system requirements. If the system controller does not have the 3-state feature and never goes into the high-impedance state, then setting the EN/PG signal low will keep both gate drive outputs low and turn both low- and high-side MOSFETs OFF during the shut down and start up with the pre-biased output.

The self-adjustable input circuit accepts wide range of input pulse amplitudes (2 V up to 13.2 V) allowing use of a variety of controllers with different outputs including logic level. The wide PWM input voltage allows some flexibility if the driver is used in secondary side synchronous rectifier circuit. The operation of the TPS28225 with a 12-V input PWM pulse amplitude, and with V_{DD} = 7.2 V and V_{DD} = 5 V respectively is shown in 8 -4 and 8 -5.





6.3.5 Bootstrap Diode

The bootstrap diode provides the supply voltage for the UGATE driver by charging the bootstrap capacitor connected between BOOT and PHASE pins from the input voltage VDD when the low-side FET is in ON state. At the very initial stage when both power FETs are OFF, the bootstrap capacitor is pre-charged through this path including the PHASE pin, output inductor and large output capacitor down to GND. The forward voltage drop across the diode is only 1.0 V at bias current 100 mA. This allows quick charge restore of the bootstrap capacitor during the high-frequency operation.

6.3.6 Upper and Lower Gate Drivers

The upper and lower gate drivers charge and discharge the input capacitance of the power MOSFETs to allow operation at switching frequencies up to 2 MHz. The output stage consists of a P-channel MOSFET providing source output current and an N-channel MOSFET providing sink current through the output stage. The ON state resistances of these MOSFETs are optimized for the synchronous buck converter configuration working with low duty cycle at the nominal steady state condition. The UGATE output driver is capable of propagating PWM input puses of less than 30-ns while still maintaining proper dead time to avoid any shoot through current conditions. The waveforms related to the narrow input PWM pulse operation are shown in 🛛 5-18.

6.3.7 Dead-Time Control

The dead-time control circuit is critical for highest efficiency and no shoot through current operation throughout the whole duty cycle range with the different power MOSFETs. By sensing the output of driver going low, this circuit does not allow the gate drive output of another driver to go high until the first driver output falls below the specified threshold. This approach to control the dead time is called adaptive. The overall dead time also includes the fixed portion to ensure that overlapping never exists. The typical dead time is around 14 ns, although it varies over the driver internal tolerances, layout and external MOSFET parasitic inductances. The proper dead time is maintained whenever the current through the output inductor of the power stage flows in the forward or reverse direction. Reverse current could happen in a buck configuration during the transients or while dynamically changing the output voltage on the fly, as some microprocessors require. Because the dead time does not depend on inductor current direction, this driver can be used both in buck and boost regulators or in any bridge configuration where the power MOSFETs are switching in a complementary manner. Keeping the dead time at short optimal level boosts efficiency by 1% to 2% depending on the switching frequency. Measured switching waveforms in one of the practical designs show 10-ns dead time for the rising edge of PHASE node and 22 ns for the falling edge ([8] 9-1 and [8] 9-2 in the Application Section of the data sheet).

Large non-optimal dead time can cause duty cycle modulation of the DC-to-DC converter during the operation point where the output inductor current changes its direction right before the turn ON of the high-side MOSFET. This modulation can interfere with the controller operation and it impacts the power stage frequency response transfer function. As the result, some output ripple increase can be observed. The TPS28225 driver is designed with the short adaptive dead time having fixed delay portion that eliminates risk of the effective duty cycle modulation at the described boundary condition.

6.3.8 Thermal Shutdown

If the junction temperature exceeds 160°C, the thermal shutdown circuit will pull both gate driver outputs low and thus turning both, low-side and high-side power FETs OFF. When the driver cools down below 140°C after a thermal shutdown, then it resumes its normal operation and follows the PWM input and EN/PG signals from the external control circuit. While in thermal shutdown state, the internal MOSFET pulls the EN/PG pin low, thus setting a flag indicating the driver is not ready to continue normal operation. Normally the driver is located close to the MOSFETs, and this is usually the hottest spots on the PCB. Thus, the thermal shutdown feature of the TPS28225 can be used as an additional protection for the whole system from overheating.



6.4 Device Functional Modes

TPS28225 device functional mode truth table.

	表 6-1. Truth Table												
			V _{DD} FALLING > 3 V AND T _J < 150°C										
Ы		V _{DD} RISING < 3.5 V	EN/PG RISING	EN/PG FALLING > 1.0 V									
		OR T _J > 160°C	< 1.7 V	PWM < 1 V		PWM SIGNAL SOURCE IMPEDANCE >40 kΩ FOR > 250 ns (3-State) $^{(1)}$							
L	GATE	Low	Low	High	Low	Low							
ι	JGATE	Low	Low	Low	High	Low							
E	EN/PG	Low	-	-	-	-							

(1) To exit the 3-state condition, the PWM signal should go low. One Low PWM input signal followed by one High PWM input signal is required before re-entering the 3-state condition.

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful MOSFET driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, MOSFET drivers are indispensable when it is impossible for the PWM controller to directly drive the MOSFETs of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. MOSFET drivers effectively combine both the level-shifting and buffer-drive functions.

MOSFET drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.



7.2 Typical Application

The DC-DC converter in 🕅 7-1 displays the schematic of the TPS28225 in a multiphase high-current step-down power supply (only one phase is shown). This design uses a single high-side MOSFET Q10 and two low-side MOSFETs Q8 and Q9, the latter connected in parallel. The TPS28225 is controlled by multiphase buck DC-to-DC controller like TPS40090. As TPS28225 has internal shoot-through protection only one PWM control signal is required for each channel.




图 7-1. One of Four Phases Driven by TPS28225 Driver in 4-Phase VRM Reference Design

17

7.2.1 Design Requirements

The VRM Reference Design is capable of driving 35 A per phase. In this example it has a nominal input voltage of 12 V within a tolerance range of $\pm 5\%$. The switching frequency is 500 kHz. The nominal duty cycle is 10%, therefore the low-side MOSFETs are conducting 90% of the time. By choosing lower $R_{DS(on)}$ the conduction losses of the switching elements are minimized.

DESIGN PARAMETER	VALUE								
Supply voltage	12 V ±5%								
Output voltage	0.83 V to 1.6 V								
Frequency	500 kHz								
Peak-to-peak output voltage variation on load current transient (0 A to 100 A) within 1 μs	<160 mV								
Dynamic output voltage change slew rate	12.25 mV per 5 μs								

表 7-1. VRM Reference Design Requirements

7.2.2 Detailed Design Procedure

The bootstrap current can be limited by changing R32 to prevent overcharging of the bootstrap capacitor and to slow the turn-on transition of the high-side MOSFET. This reduces the peak amplitude and ringing of the switching node. Furthermore it minimizes the possibility of Cdv/dt-induced shoot-through of the low-side MOSFETs. The snubbers composed of C50 with R51 and C51 with R52 help to reduce switching noise.


The output component selection considers the requirement of a fast transient response. For output capacitors small capacitance values are chosen because of rapid changes of the output voltage. These changes also require an inductor with low inductance. Due to the small duty cycle the low-side MOSFETs conduct a long time. Two low-side MOSFETs are selected to increase both thermal performance and efficiency.



7.2.2.1 Four Phases Driven by TPS28225 Driver

When using the same power stage $[mathbb{R}]$ 7-1, the driver with the optimal drive voltage and optimal dead time can boost efficiency up to 5%. The optimal 8-V drive voltage versus 5-V drive contributes 2% to 3% efficiency increase and the remaining 1% to 2% can be attributed to the reduced dead time. The 7-V to 8-V drive voltage is optimal for operation at switching frequency range above 400 kHz and can be illustrated by observing typical $R_{DS(on)}$ curves of modern FETs as a function of their gate-drive voltage. This is shown in [mathbb{R}] 7-2.

[\bigotimes 7-2 and \bigotimes 7-3 show that the R_{DS(on)} at 5-V drive is substantially larger than at 7 V and above that the R_{DS(on)} curve is almost flat. This means that moving from 5-V drive to an 8-V drive boosts the efficiency because of lower R_{DS(on)} of the MOSFETs at 8 V. Further increase of drive voltage from 8 V to 12 V only slightly decreases the conduction losses but the power dissipated inside the driver increases dramatically (by 125%). The power dissipated by the driver with 5-V, 8-V and 12-V drive as a function of switching frequency from 400 kHz to 800 kHz. It should be noted that the 12-V driver exceeds the maximum dissipated power allowed for an SOIC-8 package even at 400-kHz switching frequency.





7.2.2.2 Switching The MOSFETs

Driving the MOSFETs efficiently at high switching frequencies requires special attention to layout and the reduction of parasitic inductances. Efforts need to be done both at the driver's die and package level and at the PCB layout level to keep the parasitic inductances as low as possible. $\boxed{8}$ 7-4 shows the main parasitic inductances and current flow during turning ON and OFF of the MOSFET by charging its C_{GS} gate capacitance.




图 7-4. MOSFET Drive Paths and Main Circuit Parasitics



The I_{SOURCE} current charges the gate capacitor and the I_{SINK} current discharges it. The rise and fall time of voltage across the gate defines how quickly the MOSFET can be switched. The timing parameters specified in datasheet for both upper and lower driver are shown in 85-16 and 85-17 where 3-nF load capacitor has been used for the characterization data. Based on these actual measurements, the analytical curves in 87-5 and 87-6 show the output voltage and current of upper and low side drivers during the discharging of load capacitor. The left waveforms show the voltage and current as a function of time, while the right waveforms show the relation between the voltage and current during fast switching. These waveforms show the actual switching process and its limitations because of parasitic inductances. The static V_{OUT}/ I_{OUT} curves shown in many datasheets and specifications for the MOSFET drivers do not replicate actual switching condition and provide limited information for the user.

Turning Off of the MOSFET needs to be done as fast as possible to reduce switching losses. For this reason the TPS28225 driver has very low output impedance specified as 0.4Ω typical for lower driver and 1Ω typical for upper driver at DC current. Assuming 8-V drive voltage and no parasitic inductances, one can expect an initial sink current amplitude of 20 A and 8 A respectively for the lower and upper drivers. With pure R-C discharge circuit for the gate capacitor, the voltage and current waveforms are expected to be exponential. However, because of parasitic inductances, the actual waveforms have some ringing and the peak current for the lower driver is about 4 A and about 2.5 A for the upper driver ([8] 7-5 and [8] 7-6). The overall parasitic inductance for the lower drive path is estimated as 4 nH and for the upper drive path as 6 nH. The internal parasitic inductance of the driver, which includes inductances of bonded wires and package leads, can be estimated for SOIC-8 package as 2 nH for lower gate and 4 nH for the upper gate. Use of DFN-8 package reduces the internal parasitic inductances by approximately 50%.




图 7-5. LGATE Turning Off Voltage and Sink Current vs Time (Related Switching Diagram (right))




图 7-6. UGATE Turning Off Voltage and Sink Current vs Time (Related Switching Diagram (right))

Copyright © 2024 Texas Instruments Incorporated



7.2.2.3 List of Materials


For this specific example see $\frac{1}{8}$ 7-2. The component vendors are not limited to those shown in the table below. It should be noted that in this example, the power MOSFET packages were chosen with drains on top. The decoupling capacitors C47, C48, C65, and C66 were chosen to have low profiles. This allows the designer to meet good layout rules and place a heatsink on top of the FETs using an electrically isolated and thermally conductive pad.

REF DES	COUNT	DESCRIPTION	MANUFACTURE	PART NUMBER
C47, C48, C65, C66	4	Capacitor, ceramic, 4.7 μ F, 16 V, X5R 10%, low profile 0.95 mm, 1206	ток	C3216X5R1C475K
C41, C42	2	Capacitor, ceramic, 10 µ F, 16 V, X7R 10%, 1206	ТDК	C3216X7R1C106K
C50, C51	2	Capacitor, ceramic, 1000 pF, 50 V, X7R, 10%, 0603	Std	Std
C23	1	Capacitor, ceramic, 0.22 µ F, 16 V, X7R, 10%, 0603	Std	Std
C25, C49, C71	3	Capacitor, ceramic, 1 µ F, 16 V, X7R, 10%, '0603	Std	Std
L3	1	Inductor, SMT, 0.12 μH, 31 A, 0.36 mΩ, 0.400 x 0.276	Pulse	PA0511-101
Q8, Q9	2	Mosfet, N-channel, V_{DS} 30 V, R_{DS} 2.4 m Ω , I_D 45 A, LFPAK-i	Renesas	RJK0301DPB-I
Q10	1	Mosfet, N-channel, V_{DS} 30 V, R_{DS} 6.2 m Ω , I_D 30 A, LFPAK-i	Renesas	RJK0305DPB-I
R32	1	Resistor, chip, 0 Ω, 1/10 W, 1%, '0805	Std	Std
R51, R52	2	Resistor, chip, 2.2 Ω, 1/10 W, 1%, '0805	Std	Std
U7	1	Device, High Frequency 4-A Sink Synchronous Buck MOSFET Driver, DFN-8	Texas Instruments	TPS28225DRB

表 7-2. List of Materials



7.2.3 Application Curves





Efficiency achieved using TPS28225 driver with 8-V drive at different switching frequencies a similar industry 5-V driver using the power stage in 图 7-1 is shown in 图 7-7, 图 7-8, 图 7-9, 图 7-10 and 图 7-11.



7.3 System Examples

图 7-12, 图 7-13 and 图 7-14 below illustrate typical implementations of the TPS28225 in step-down power supplies.








图 7-13. Driver for Synchronous Rectification with Complementary Driven MOSFETs






图 7-14. Multi-Phase Synchronous Buck Converter



8 Power Supply Recommendations

The supply voltage range for operation is 4.5 to 8 V. The lower end of this range is governed by the undervoltage lockout thresholds. The UVLO disables the driver and keeps the power FETs OFF when V_{DD} is too low. A lows ESR ceramic decoupling capacitor in the range of 0.22 μ F to 4.7 μ F between V_{DD} and GND is recommended.



9 Layout


9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules need to be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD} and bootstrap capacitors as close as possible to the driver.
- Pay special attention to the GND trace. Use the thermal pad of the DFN-8 package as the GND by connecting it to the GND pin. The GND trace or pad from the driver goes directly to the source of the MOSFET but should not include the high current path of the main current flowing through the drain and source of the MOSFET.
- Use a similar rule for the PHASE node as for the GND.
- Use wide traces for UGATE and LGATE closely following the related PHASE and GND traces. Eighty to 100 mils width is preferable where possible.
- Use at least 2 or more vias if the MOSFET driving trace needs to be routed from one layer to another. For the GND the number of vias are determined not only by the parasitic inductance but also by the requirements for the thermal pad.
- Avoid PWM and enable traces going close to the PHASE node and pad where high dV/dT voltage can induce significant noise into the relatively high impedance leads.

It should be taken into account that poor layout can cause 3% to 5% less efficiency versus a good layout design and can even decrease the reliability of the whole system.

The schematic of one of the phases in a multi-phase synchronous buck regulator and the related layout are shown in \bigotimes 7-1 and \bigotimes 9-3. These help to illustrate good design practices. The power stage includes one high-side MOSFET Q10 and two low-side MOSFETS (Q8 and Q9). The driver (U7) is located on bottom side of PCB close to the power MOSFETs. The related switching waveforms during turning ON and OFF of upper FET are shown in \bigotimes 9-1 and \bigotimes 9-2. The dead time during turning ON is only 10 ns (\bigotimes 9-1) and 22 ns during turning OFF (\bigotimes 9-2).





9.2 Layout Example




图 9-3. Component Placement Based on Schematic in 图 7-1



10 Device and Documentation Support

10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.2 Documentation Support

10.2.1 Related Documentation

• TPS40090, TPS40091 2/3/4-Phase Multi-Phase Controller, (SLUS578)

10.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.4 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.7 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



11 Revision History

注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision D (September 2015) to Revision E (January 2024)	Page
•	Deleted ambient temperature from Absolute Maximum Ratings	4

CI	hanges from Revision C (April 2010) to Revision D (September 2015)	Page
•	添加了引脚配置和功能部分、处理等级表、特性说明部分、器件功能模式、应用和实施部分、	电源相关建议
	部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1
•	删除了 TPS28226 器件	1

С	Changes from Revision B (July 2007) to Revision C (April 2010)				
•	Changed FUNCTIONAL BLOCK DIAGRAM	3			

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
TPS28225D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28225	
TPS28225DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28225	Samples
TPS28225DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8225 65166	Samples
TPS28225DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8225 65166	Samples
TPS28226D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28226	
TPS28226DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	28226	Samples
TPS28226DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8226	Samples
TPS28226DRBT	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8226	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS28225 :

Automotive : TPS28225-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS28225DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS28225DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS28225DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS28226DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS28226DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS28226DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

19-Jan-2024



Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
TPS28225DR	SOIC	D	8	2500	340.5	338.1	20.6			
TPS28225DRBR	SON	DRB	8	3000	346.0	346.0	33.0			
TPS28225DRBT	SON	DRB	8	250	182.0	182.0	20.0			
TPS28226DR	SOIC	D	8	2500	340.5	338.1	20.6			
TPS28226DRBR	SON	DRB	8	3000	356.0	356.0	35.0			
TPS28226DRBT	SON	DRB	8	250	210.0	185.0	35.0			

TEXAS INSTRUMENTS

www.ti.com

19-Jan-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS28225D	D	SOIC	8	75	507	8	3940	4.32
TPS28226D	D	SOIC	8	75	507	8	3940	4.32

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



DRB0008A



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRB0008A

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRB0008A

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司