











#### **ADC12D1000RF, ADC12D1600RF**

SNAS519H - JULY 2011 - REVISED AUGUST 2015

# ADC12D1x00RF 12-Bit, 3.2-GSPS and 2-GSPS RF-Sampling ADC

#### 1 Device Overview

#### 1.1 Features

- Excellent Noise and Linearity up to and Above f<sub>IN</sub> = 2.7 GHz
- Configurable to Either 3.2 or 2 GSPS Interleaved or 1600 or 1000 MSPS Dual ADC
- New DESCLKIQ Mode for High Bandwidth, High Sampling Rate Apps
- Pin-Compatible With ADC10D1x00, ADC12D1x00
- AutoSync Feature for Multi-Chip Synchronization
- Internally Terminated, Buffered, Differential Analog Inputs
- Interleaved Timing Automatic and Manual Skew Adjust
- Test Patterns at Output for System Debug
- Time Stamp Feature to Capture External Trigger
- Programmable Gain, Offset, and t<sub>AD</sub> Adjust Feature
- 1:1 Non-Demuxed or 1:2 Demuxed LVDS Outputs

- · Key Specifications
  - Resolution 12 Bits
  - Interleaved 3.2- and 2-GSPS ADC
    - IMD<sub>3</sub> (Fin = 2.7 GHz at -13 dBFS) -63.7/-73 dBFS (Typical)
    - IMD<sub>3</sub> (Fin = 2.7 GHz at -16 dBFS) -66.7/-85 dBFS (Typical)
    - Noise Floor –154.6/–154 dBm/Hz (Typical)
    - Power 3.94/3.42 W (Typical)
  - Dual 1600/1000 MSPS ADC, Fin = 498 MHz
    - ENOB 9.2/9.4 Bits (Typical)
    - SNR 58.2/58.8 dB (Typical)
    - SFDR 66.7/71.9 dBc (Typical)
    - Power per Channel 1.97/1.71 W (Typical)

## 1.2 Applications

- 3G/4G Wireless Basestations
  - Receive Path
  - DPD Path
- · Wideband Microwave Backhaul
- RF Sampling Software Defined Radios
- · Military Communications

- SIGINT
- · RADAR and LIDAR
- Wideband Communications
- Consumer RFs
- · Tests and Measurements

#### 1.3 Description

The 12-bit 3.2- and 2-GSPS ADC12D1x00RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D1x00RF augments the very large Nyquist zone of TI's GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3<sup>rd</sup> Nyquist zone


The ADC12D1x00RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common-mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of –40°C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE
ADC12D1000RF	P.C.A. (40)	27.00 mm 27.00 mm
ADC12D1600RF	BGA (40)	27.00 mm × 27.00 mm

(1) For more information, see Section 10, Mechanical Packaging and Orderable Information.

## 1.4 Functional Block Diagram





## **Table of Contents**

1	Devi	ce Overview	1	5	Detailed Description	35
	1.1	Features	1		5.1 Overview	35
	1.2	Applications	1		5.2 Functional Block Diagram	35
	1.3	Description	1		5.3 Feature Description	36
	1.4	Functional Block Diagram	2		5.4 Device Functional Modes	44
2	Revi	sion History	3		5.5 Programming	45
3		Configuration and Functions	_		5.6 Register Maps	50
	3.1	Pin Attributes	5	6	Application and Implementation	
4	Spec	cifications	14		6.1 Application Information	
	4.1	Absolute Maximum Ratings	14		6.2 Typical Application	65
	4.2	ESD Ratings		7		
	4.3	Recommended Operating Conditions			7.1 System Power-on Considerations	
	4.4	Thermal Information	15		7.2 Supply Voltage	
	4.5	Electrical Characteristics: Static Converter	16	8	Layout	
	4.6	Electrical Characteristics: Dynamic Converter	17		8.1 Layout Guidelines	
	4.7	Electrical Characteristics: Analog Input/Output and	_		8.2 Layout Example	
		Reference	<u>21</u>		8.3 Thermal Management	
	4.8	Electrical Characteristics: I-Channel to Q-Channel .	22	9	Device and Documentation Support	_
	4.9	Electrical Characteristics: Sampling Clock	22	•	9.1 Device Support	
	4.10	Electrical Characteristics: AutoSync Feature	22		9.2 Documentation Support	
	4.11	Electrical Characteristics: Digital Control and Output			9.3 Related Links	
		Pin	<u>23</u>		9.4 Community Resources	
	4.12	Electrical Characteristics: Power Supply	<u>24</u>			
	4.13	Electrical Characteristics: AC	<u>25</u>		9.5 Trademarks	
	4.14	Timing Requirements: Serial Port Interface	26		9.6 Electrostatic Discharge Caution	
	4.15	Timing Requirements: Calibration	26		9.7 Glossary	80
	4.16	Typical Characteristics	30	10	Mechanical, Packaging, and Orderable Information	80
2 Ch		vision History  NOTE: Page numbers for previous revision from Revision G (April 2013) to Revision H	s may	differ	r from page numbers in the current version.	
		dded ESD Ratings table, Feature Description se	ction	Dovice		<u>.gc</u>
	In	nplementation section, Power Supply Recomme	ndatior	ns sec	ction, Layout section, Device and Documentation Information section	<u>1</u>
Ch	anges	from Revision F (April 2013) to Revision G			Pa	age
_		hanged layout of National Data Sheet to TI form	at			55

# 3 Pin Configuration and Functions

BGA Package 292-Pin NXA Top-View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Α	GND	V_A	SDO	ТРМ	NDM	V_A	GND	V_E	GND_E	Dld0+	V_DR	Dld3+	GND_DR	Dld6+	V_DR	Dld9+	GND_DR	Dld11+	Dld11-	GND_DR	Α
В	Vbg	GND	ECEb	SDI	CalRun	V_A	GND	GND_E	V_E	Dld0-	Dld2+	Dld3-	Dld5+	DId6-	Dld8+	Dld9-	Dld10+	DIO+	DI1+	DI1-	В
С	Rtrim+	Vcmo	Rext+	SCSb	SCLK	V_A	NC	V_E	GND_E	Dld1+	Dld2-	Dld4+	Dld5-	Dld7+	Dld8-	Dld10-	DI0-	V_DR	DI2+	DI2-	С
D	DNC	Rtrim-	Rext-	GND	GND	CAL	DNC	V_A	V_A	Dld1-	V_DR	Dld4-	GND_DR	Dld7-	V_DR	GND_DR	V_DR	DI3+	DI4+	DI4-	D
E	V_A	Tdiode+	DNC	GND													GND_DR	DI3-	DI5+	DI5-	E
F	V_A	GND_TC	Tdiode-	DNC													GND_DR	DI6+	DI6-	GND_DR	F
G	V_TC	GND_TC	V_TC	V_TC													DI7+	DI7-	DI8+	DI8-	G
н	Vinl+	V_TC	GND_TC	V_A				GND	GND	GND	GND	GND	GND				DI9+	DI9-	DI10+	DI10-	н
J	Vinl-	GND_TC	V_TC	Vbiasl				GND	GND	GND	GND	GND	GND				V_DR	DI11+	DI11-	V_DR	J
ĸ	GND	Vbiasl	V_TC	GND_TC				GND	GND	GND	GND	GND	GND				ORI+	ORI-	DCLKI+	DCLKI-	ĸ
L	GND	VbiasQ	V_TC	GND_TC				GND	GND	GND	GND	GND	GND				ORQ+	ORQ-	DCLKQ+	DCLKQ-	L
М	VinQ-	GND_TC	V_TC	VbiasQ				GND	GND	GND	GND	GND	GND				GND_DR	DQ11+	DQ11-	GND_DR	М
N	VinQ+	V_TC	GND_TC	V_A				GND	GND	GND	GND	GND	GND				DQ9+	DQ9-	DQ10+	DQ10-	N
Р	V_TC	GND_TC	V_TC	V_TC													DQ7+	DQ7-	DQ8+	DQ8-	Р
R	V_A	GND_TC	V_TC	V_TC													V_DR	DQ6+	DQ6-	V_DR	R
т	V_A	GND_TC	GND_TC	GND													V_DR	DQ3-	DQ5+	DQ5-	т
U	GND_TC	CLK+	PDI	GND	GND	RCOut1-	DNC	V_A	V_A	DQd1-	V_DR	DQd4-	GND_DR	DQd7-	V_DR	V_DR	GND_DR	DQ3+	DQ4+	DQ4-	U
v	CLK-	DCLK _RST+	PDQ	CalDly	DES	RCOut2+	RCOut2-	V_E	GND_E	DQd1+	DQd2-	DQd4+	DQd5-	DQd7+	DQd8-	DQd10-	DQ0-	GND_DR	DQ2+	DQ2-	v
w	DCLK _RST-	GND	DNC	DDRPh	RCLK-	V_A	GND	GND_E	V_E	DQd0-	DQd2+	DQd3-	DQd5+	DQd6-	DQd8+	DQd9-	DQd10+	DQ0+	DQ1+	DQ1-	w
Υ	GND	V_A	FSR	RCLK+	RCOut1+	V_A	GND	V_E	GND_E	DQd0+	V_DR	DQd3+	GND_DR	DQd6+	V_DR	DQd9+	GND_DR	DQd11+	DQd11-	GND_DR	Υ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance. See Section 8.1 for more information.



## 3.1 Pin Attributes

Table 3-1. Analog Front-End and Clock Balls

PIN	l		Transing Front End and Glock Bal	
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
CLK+/-	U2/V1	I	AGND 50k VBIAS	Differential Converter Sampling Clock. In the Non-DES Mode, the analog inputs are sampled on the positive transitions of this clock signal. In the DES Mode, the selected input is sampled on both transitions of this clock. This clock must be AC-coupled.
DCLK_RST+/-	V2/W1	I	VA OAGND AGND VA OAGND	Differential DCLK Reset. A positive pulse on this input is used to reset the DCLKI and DCLKQ outputs of two or more ADC12D1x00RFs to synchronize them with other ADC12D1x00RFs in the system. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized. The pulse applied here must meet timing relationships with respect to the CLK input. Although supported, this feature has been superseded by AutoSync.
RCLK+/-	Y4/W5	I	AGND 50k VBIAS	Reference Clock Input. When the AutoSync feature is active, and the ADC12D1x00RF is in Slave Mode, the internal divided clocks are synchronized with respect to this input clock. The delay on this clock may be adjusted when synchronizing multiple ADCs. This feature is available in ECM through Control Register (Addr: Eh).



Table 3-1. Analog Front-End and Clock Balls (continued)

PIN			maiog Front-End and Clock Balls (Co		
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION	
RCOut1+/- RCOut2+/-	Y5/U6 V6/V7	Ο	100Ω 100Ω 100Ω A GND	Reference Clock Output 1 and 2. These signals provide a reference clock at a rate of CLK/4, when enabled, independently of whether the ADC is in Master or Slave Mode. They are used to drive the RCLK of another ADC12D1x00RF, to enable automatic synchronization for multiple ADCs (AutoSync feature). The impedance of each trace from RCOut1 and RCOut2 to the RCLK of another ADC12D1x00RF should be 100-Ω differential. Having two clock outputs allows the autosynchronization to propagate as a binary tree. Use the DOC Bit (Addr: Eh, Bit 1) to enable or disable this feature; default is disabled.	
Rext+/-	C3/D3	I/O	VA WA WA WA WA WA WA WA WA WA WA WA WA WA	External Reference Resistor terminals. A $3.3\text{-k}\Omega$ ±0.1% resistor should be connected between Rext+/ The Rext resistor is used as a reference to trim internal circuits which affect the linearity of the converter; the value and precision of this resistor should not be compromised.	
Rtrim+/-	C1/D2	I/O	V <sub>A</sub> GND	Input Termination Trim Resistor terminals. A 3.3-k $\Omega$ ±0.1% resistor should be connected between Rtrim+/ The Rtrim resistor is used to establish the calibrated 100- $\Omega$ input impedance of VinI, VinQ and CLK. These impedances may be fine tuned by varying the value of the resistor by a corresponding percentage; however, the tuning range and performance is not specified for such an alternate value.	
Tdiode+/-	E2/F3	Passive	Tdiode_P GND  VA  GND  VA  GND  GND	Temperature Sensor Diode Positive (Anode) and Negative (Cathode) Terminals. This set of pins is used for die temperature measurements. It has not been fully characterized.	



Table 3-1. Analog Front-End and Clock Balls (continued)

PIN	l	1/0	EQUIVALENT CIPCUIT	DESCRIPTION
NAME	NO.	1/0	EQUIVALENT CIRCUIT	DESCRIPTION
$V_{BG}$	B1	0	VA GND	Bandgap Voltage Output or LVDS Common-mode Voltage Select. This pin provides a buffered version of the bandgap output voltage and is capable of sourcing or sinking 100 µA and driving a load of up to 80 pF. Alternately, this pin may be used to select the LVDS digital output common-mode voltage. If tied to logic-high, the 1.2-V LVDS common-mode voltage is selected; 0.8 V is the default.
V <sub>смо</sub>	C2	I/O	V <sub>CMO</sub> 200k Enable AC Coupling GND	Common-Mode Voltage Output or Signal Coupling Select. If AC-coupled operation at the analog inputs is desired, this pin should be held at logic-low level. This pin is capable of sourcing or sinking up to 100 μA. For DC-coupled operation, this pin should be left floating or terminated into high impedance. In DC-coupled Mode, this pin provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to set the common-mode voltage of the driving buffer.
Vinl+/- VinQ+/-	H1/J1 N1/M1	I	AGND VCMO Control from VCMO AGND AGND	Differential signal I- and Q-inputs. In the Non-Dual Edge Sampling (Non-DES) Mode, each I- and Q-input is sampled and converted by its respective channel with each positive transition of the CLK input. In Non-ECM (Non-Extended Control Mode) and DES Mode, both channels sample the I-input. In Extended Control Mode (ECM), the Q-input may optionally be selected for conversion in DES Mode by the DEQ Bit (Addr: 0h, Bit 6).  Each I- and Q-channel input has an internal common-mode bias that is disabled when DC-coupled Mode is selected. Both inputs must be either AC-or DC-coupled. The coupling mode is selected by the V <sub>CMO</sub> Pin.  In Non-ECM, the full-scale range of these inputs is determined by the FSR Pin; both I- and Q-channels have the same full-scale input range of the I- and Q-channel inputs may be independently set through the Control Register (Addr: 3h and Addr: Bh). The high and low full-scale input range setting in Non-ECM corresponds to the mid and minimum full-scale input range in ECM.  The input offset may also be adjusted in ECM.



Table 3-2. Control and Status Balls

PIN	ı	1/0	FOUNDALENT CIRCUIT	DESCRIPTION
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
CAL	D6	I	VA GND	Calibration cycle initiate. The user can command the device to execute a self-calibration cycle by holding this input high a minimum of t <sub>CAL_H</sub> after having held it low a minimum of t <sub>CAL_L</sub> . If this input is held high at the time of power on, the automatic power-on calibration cycle is inhibited until this input is cycled low-then-high. This pin is active in both ECM and Non-ECM. In ECM, this pin is logically OR'd with the CAL Bit (Addr: 0h, Bit 15) in the Control Register. Therefore, both pin and bit must be set low and then either can be set high to execute an oncommand calibration.
CalDly	V4	I	VA GND	Calibration Delay select. By setting this input logic-high or logic-low, the user can select the device to wait a longer or shorter amount of time, respectively, before the automatic power-on self-calibration is initiated. This feature is pincontrolled only and is always active during ECM and Non-ECM.
CalRun	B5	0	VA GND	Calibration Running indication. This output is logic-high while the calibration sequence is executing. This output is logic-low otherwise.
DDRPh	W4	I	VA GND	DDR Phase select. This input, when logic-low, selects the 0° Data-to-DCLK phase relationship. When logic-high, it selects the 90° Data-to-DCLK phase relationship, that is, the DCLK transition indicates the middle of the valid data outputs. This pin only has an effect when the chip is in 1:2 Demuxed Mode, that is, the NDM pin is set to logic-low. In ECM, this input is ignored and the DDR phase is selected through the Control Register by the DPS Bit (Addr: 0h, Bit 14); the default is 0° Mode.



Table 3-2. Control and Status Balls (continued)

PIN	1	1/0	EOLIWAL ENT CIDCUIT	DESCRIPTION
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
DES	V5	I	VA GND	Dual Edge Sampling (DES) Mode select. In the Non-Extended Control Mode (Non-ECM), when this input is set to logic-high, the DES Mode of operation is selected, meaning that the Vinl input is sampled by both channels in a time-interleaved manner. The VinQ input is ignored. When this input is set to logic-low, the device is in Non-DES Mode, that is, the I- and Q-channels operate independently. In the Extended Control Mode (ECM), this input is ignored and DES Mode selection is controlled through the Control Register by the DES Bit (Addr: 0h, Bit 7); default is Non-DES Mode operation.
DNC	D1, D7, E3, F4, W3, U7	_	NONE	Do Not Connect. These pins are used for internal purposes and should not be connected, that is, left floating. Do not ground.
ECE	В3	I	VA 50 kΩ GND	Extended Control Enable bar. Extended feature control through the SPI interface is enabled when this signal is asserted (logic-low). In this case, most of the direct control pins have no effect. When this signal is deasserted (logic-high), the SPI interface is disabled, all SPI registers are reset to their default values, and all available settings are controlled through the control pins.
FSR	Y3	I	V <sub>A</sub> GND	Full-Scale input Range select. In Non-ECM, when this input is set to logic-low or logic-high, the full-scale differential input range for both I- and Q-channel inputs is set to the lower or higher FSR value, respectively. In the ECM, this input is ignored and the full-scale range of the I- and Q-channel inputs is independently determined by the setting of Addr: 3h and Addr: Bh, respectively. The high (lower) FSR value in Non-ECM corresponds to the mid (minimum) available selection in ECM; the FSR range in ECM is greater.
NC	C7	_	NONE	Not Connected. This pin is not bonded and may be left floating or connected to any potential.
NDM	A5	I	VA GND	Non-Demuxed Mode select. Setting this input to logic-high causes the digital output bus to be in the 1:1 Non-Demuxed Mode. Setting this input to logic-low causes the digital output bus to be in the 1:2 Demuxed Mode. This feature is pincontrolled only and remains active during ECM and Non-ECM.

Table 3-2. Control and Status Balls (continued)

PIN	1		3-2. Control and Status Dans (continu	-
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
PDI PDQ	U3 V3	I	V <sub>A</sub> 50 kΩ GND	Power Down I- and Q-channel. Setting either input to logic-high powers down the respective I- or Q-channel. Setting either input to logic-low brings the respective I- or Q-channel to a operational state after a finite time delay. This pin is active in both ECM and Non-ECM. In ECM, each Pin is logically OR'd with its respective Bit. Therefore, either this pin or the PDI and PDQ Bit in the Control Register can be used to power down the I- and Q-channel (Addr: 0h, Bit 11 and Bit 10), respectively.
SCLK	<b>C</b> 5	I	VA 100 KQ GND	Serial Clock. In ECM, serial data is shifted into and out of the device synchronously to this clock signal. This clock may be disabled and held logic-low, as long as timing specifications are not violated when the clock is enabled or disabled.
SCS	C4	I	VA 100 kΩ GND	Serial Chip Select bar. In ECM, when this signal is asserted (logic-low), SCLK is used to clock in serial data which is present on SDI and to source serial data on SDO. When this signal is deasserted (logic-high), SDI is ignored and SDO is in tri-stated.
SDI	B4	I	VA 1000 kΩ GND	Serial Data-In. In ECM, serial data is shifted into the device on this pin while SCS signal is asserted (logic-low).
SDO	А3	0	VA GND	Serial Data-Out. In ECM, serial data is shifted out of the device on this pin while SCS signal is asserted (logic-low). This output is tri-stated when SCS is deasserted.



## Table 3-2. Control and Status Balls (continued)

PIN	ı	1/0	EQUIVALENT CIRCUIT	DESCRIPTION
NAME	NO.	1/0	EQUIVALENT CIRCUIT	DESCRIPTION
TPM	A4	ı	V <sub>A</sub> GND	Test Pattern Mode select. With this input at logic-high, the device continuously outputs a fixed, repetitive test pattern at the digital outputs. In the ECM, this input is ignored and the Test Pattern Mode can only be activated through the Control Register by the TPM Bit (Addr: 0h, Bit 12).

## **Table 3-3. Power and Ground Balls**

P	'IN		FOUNDALENT OFFICE	25000051011
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
GND	A1, A7, B2, B7, D4, D5, E4, K1, L1, T4, U4, U5, W2, W7, Y1, Y7, H8:N13	_	NONE	Ground Return for the Analog circuitry.
GND <sub>DR</sub>	A13, A17, A20, D13, D16, E17, F17, F20, M17, M20, U13, U17, V18, Y13, Y17, Y20	_	NONE	Ground Return for the Output Drivers.
GND <sub>E</sub>	A9, B8, C9, V9, W8, Y9	_	NONE	Ground Return for the Digital Encoder.
GND <sub>TC</sub>	F2, G2, H3, J2, K4, L4, M2, N3, P2, R2, T2, T3, U1	_	NONE	Ground Return for the Track-and-Hold and Clock circuitry.
V <sub>A</sub>	A2, A6, B6, C6, D8, D9, E1, F1, H4, N4, R1, T1, U8, U9, W6, Y2, Y6	_	NONE	Power Supply for the Analog circuitry. This supply is tied to the ESD ring. Therefore, it must be powered up before or with any other supply.
Vbiasl	J4, K2	_	NONE	Bias Voltage I-channel. This is an externally decoupled bias voltage for the I-channel. Each pin should individually be decoupled with a 100-nF capacitor through a low-resistance, low-inductance path to GND.
VbiasQ	L2, M4	_	NONE	Bias Voltage Q-channel. This is an externally decoupled bias voltage for the Q-channel. Each pin should individually be decoupled with a 100-nF capacitor through a low-resistance, low-inductance path to GND.
$V_{DR}$	A11, A15, C18, D11, D15, D17, J17, J20, R17, R20, T17, U11, U15, U16, Y11, Y15	_	NONE	Power Supply for the Output Drivers.

## Table 3-3. Power and Ground Balls (continued)

PI	IN	1/0	FOUNDALENT CIRCUIT	DESCRIPTION
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
V <sub>E</sub>	A8, B9, C8, V8, W9, Y8	_	NONE	Power Supply for the Digital Encoder.
V <sub>TC</sub>	G1, G3, G4, H2, J3, K3, L3, M3, N2, P1, P3, P4, R3, R4	_	NONE	Power Supply for the Track-and-Hold and Clock circuitry.

**Table 3-4. High-Speed Digital Outputs** 

PIN		1/0	FOLINAL FAIT CIDCUIT	DESCRIPTION
NAME	NO.	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
DCLKI+/- DCLKQ+/-	K19/K20 L19/L20	0	DR GND	Data Clock Output for the I- and Q-channel data bus. These differential clock outputs are used to latch the output data and, if used, should always be terminated with a 100-Ω differential resistor placed as closely as possible to the differential receiver. Delayed and non-delayed data outputs are supplied synchronously to this signal. In 1:2 Demux Mode or Non-Demux Mode, this signal is at ¼ or ½ the sampling clock rate, respectively. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized.
DI11+/- DI10+/- DI9+/- DI8+/- DI7+/- DI6+/- DI5+/- DI3+/- DI2+/- DI1+/- DI0+/ DQ11+/- DQ9+/- DQ8+/- DQ5+/- DQ4+/- DQ3+/- DQ3+/- DQ2+/- DQ1+/- DQ1+/- DQ1+/- DQ1+/- DQ0+/-	J18/J19 H19/H20 H17/H18 G19/G20 G17/G18 F18/F19 E19/E20 D19/D20 D18/E18 C19/C20 B19/B20 B18/C17 . M18/M19 N19/N20 N17/N18 P19/P20 P17/P18 R18/R19 T19/T20 U19/U20 U18/T18 V19/V20 W19/W20 W18/V17	0	- John DR GND	I- and Q-channel Digital Data Outputs. In Non-Demux Mode, this LVDS data is transmitted at the sampling clock rate. In Demux Mode, these outputs provide ½ the data at ½ the sampling clock rate, synchronized with the delayed data, that is, the other ½ of the data which was sampled one clock cycle earlier. Compared with the Dld and DQd outputs, these outputs represent the later time samples. If used, each of these outputs should always be terminated with a 100-Ω differential resistor placed as closely as possible to the differential receiver.



Table 3-4. High-Speed Digital Outputs (continued)

PIN		I/O	EQUIVALENT CIRCUIT	DESCRIPTION
NAME	NO.	1/0	EQUIVALENT CIRCUIT	DESCRIPTION
DId11+/- DId10+/- DId9+/- DId8+/- DId8+/- DId6+/- DId5+/- DId4+/- DId3+/- DId2+/- DId1+/- DId0+/ DQd11+/- DQd9+/- DQd8+/- DQd5+/- DQd5+/- DQd3+/-	A18/A19 B17/C16 A16/B16 B15/C15 C14/D14 A14/B14 B13/C13 C12/D12 A12/B12 B11/C11 C10/D10 A10/B10 . Y18/Y19 W17/V16 Y16/W16 W15/V15 V14/U14 Y14/W14 W13/V13 V12/U12 Y12/W12 W11/V11 V10/U10 Y10/W10	0	- John DR GND	Delayed I- and Q-channel Digital Data Outputs. In Non-Demux Mode, these outputs are tri-stated. In Demux Mode, these outputs provide ½ the data at ½ the sampling clock rate, synchronized with the non-delayed data, that is, the other ½ of the data which was sampled one clock cycle later. Compared with the DI and DQ outputs, these outputs represent the earlier time samples. If used, each of these outputs should always be terminated with a $100-\Omega$ differential resistor placed as closely as possible to the differential receiver.
ORI+/- ORQ+/-	K17/K18 L17/L18	0	DR GND	Out-of-Range Output for the I- and Q-channel. This differential output is asserted logic-high while the over- or under-range condition exists, that is, the differential signal at each respective analog input exceeds the full-scale value. Each OR result refers to the current Data, with which it is clocked out. If used, each of these outputs should always be terminated with a $100-\Omega$ differential resistor placed as closely as possible to the differential receiver. ORQ. (1)

<sup>(1)</sup> This pin and bit functionality is not tested in production test; performance is tested in the specified and default mode only.



## **Specifications**

## Absolute Maximum Ratings(1)(2)

	MIN	MAX	UNIT
Supply Voltage (V <sub>A</sub> , V <sub>TC</sub> , V <sub>DR</sub> , V <sub>E</sub> )		2.2	V
Supply Difference - max(V <sub>A/TC/DR/E</sub> ) - min(V <sub>A/TC/DR/E</sub> )	0	100	mV
Voltage on Any Input Pin (except V <sub>IN</sub> ±)	-0.15	$(V_A + 0.15)$	V
V <sub>IN</sub> ± Voltage	-0.5	2.5	V
Ground Difference - max(GND <sub>TC/DR/E</sub> ) - min(GND <sub>TC/DR/E</sub> )	0	100	mV
Input Current at Any Pin (3)		±50	mA
ADC12D1x00RF Package Power Dissipation at T <sub>A</sub> ≤ 85°C <sup>(3)</sup>		3.45	W
Storage Temperature	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 4.2 **ESD Ratings**

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±2500		
V <sub>(ESD)</sub>	Electrostatic discharge (1)	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±1000	V
		Machine model (MM)	±250	

Human body model is 100-pF capacitor discharged through a 1.5-k $\Omega$  resistor. Machine model is 220 pF discharged through 0  $\Omega$ . Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All voltages are measured with respect to  $GND = GND_{TC} = GND_{DR} = GND_{E} = 0 V$ , unless otherwise specified. When the input voltage at any pin exceeds the power supply limits, that is, less than GND or greater than  $V_A$ , the current at that pin should be limited to 50 mA. In addition, overvoltage at a pin must adhere to the maximum voltage limits. Simultaneous overvoltage at multiple pins requires adherence to the maximum package power dissipation limits. These dissipation limits are calculated using JEDEC JESD51-7 thermal model. Higher dissipation may be possible based on specific customer thermal situation and specified package thermal resistances from junction to case.



## 4.3 Recommended Operating Conditions (1)(2)

		MIN	NOM MAX	UNIT	
Ambient Temperature, T <sub>A</sub>	ADC12D1x00RF (Standard JEDEC thermal model)	-40	85	°C	
Junction Temperature, T <sub>J</sub>			140	°C	
Supply Voltage (V <sub>A</sub> , V <sub>TC</sub> , V <sub>E</sub> )		1.8	2	V	
Driver Supply Voltage (V <sub>DR</sub> )		1.8	V <sub>A</sub>	V	
V <sub>IN</sub> ± Voltage <sup>(3)</sup>	DC-coupled	-0.4	2.4	V	
	DC-coupled at 100% duty cycle		1		
V <sub>IN</sub> ± Differential Voltage <sup>(4)</sup>	DC-coupled at 20% duty cycle		2	V	
	DC-coupled at 10% duty cycle		2.8		
V <sub>IN</sub> ± Current <sup>(3)</sup>	AC-coupled	-50	50	mA	
/ <sub>IN±</sub> Current <sup>(3)</sup>	Maintaining common-mode voltage, AC-coupled		15.3		
V <sub>IN</sub> ± Power	Not maintaining common-mode voltage, AC-coupled		17.1	dBm	
Ground Difference – max(GNE	round Difference – max(GND <sub>TC/DR/E</sub> ) -min(GND <sub>TC/DR/E</sub> )		0	V	
CLK± Voltage		0	V <sub>A</sub>	V	
Differential CLK Amplitude		0.4	2	V <sub>P-P</sub>	
V <sub>CMI</sub> Common-Mode Input Vol	tage	V <sub>CMO</sub> – 150	V <sub>CMO</sub> +150	mV	

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no specification of operation at the Absolute Maximum Ratings. Recommended Operating Conditions indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) All voltages are measured with respect to GND = GNDTC = GNDDR = GNDE = 0 V, unless otherwise specified.
- (3) Proper common-mode voltage must be maintained to ensure proper output codes, especially during input overdrive.

## 4.4 Thermal Information

		ADC12D1x00RF	
	THERMAL METRIC <sup>(1)</sup>	NXA [BGA]	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	16	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	2.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(4)</sup> This rating is intended for DC-coupled applications; the voltages and duty cycles listed may be safely applied to VIN+/- for the lifetime of the part.




## 4.5 Electrical Characteristics: Static Converter

Unless otherwise specified, the following apply after calibration for  $V_A = V_{DR} = V_{TC} = V_E = 1.9$  V; I- and Q-channels, AC-coupled, unused channel terminated to AC ground, FSR Pin = High;  $C_L = 10$  pF; Differential, AC-coupled Sine Wave Sampling Clock,  $f_{CLK} = 1600/1000$  MHz at 0.5  $V_{P.P}$  with 50% duty cycle (as specified);  $V_{BG} = Floating$ ; Non-Extended Control Mode; Rext = Rtrim = 3300  $\Omega \pm 0.1\%$ ; Analog Signal Source Impedance =  $100-\Omega$  Differential; Non-Demux Non-DES Mode; Duty Cycle Stabilizer on. All other limits  $T_A = 25^{\circ}C$ , unless otherwise noted.  $T_A = 1.00$ 

	PARAMETER	TEST CONDITIONS	MIN T	P MAX	UNIT
	Resolution with No Missing Codes	$T_A = T_{MIN}$ to $T_{MAX}$		12	bits
INL	Integral Non-Linearity (Best fit)	1 MHz DC-coupled over-ranged sine wave, T <sub>A</sub> = 25°C	±2	.5 ±7.25	LSB
DNL	Differential Non-Linearity	1 MHz DC-coupled over-ranged sine wave, $T_A = T_{MIN}$ to $T_{MAX}$	±0	.4 ±0.96	LSB
V <sub>OFF</sub>	Offset Error			5	LSB
V <sub>OFF</sub> _ADJ	Input Offset Adjustment Range	Extended Control Mode	±	15	mV
PFSE	Positive Full-Scale Error	See (4)		±25	mV
NFSE	Negative Full-Scale Error	See (4)		±25	mV
	Out-of-Range Output Code <sup>(5)</sup>	$(V_{IN}+) - (V_{IN}-) > +$ Full Scale, $T_A = T_{MIN}$ to $T_{MAX}$	40	95	
	Out-oi-Range Output Code	$(V_{IN}+)$ - $(V_{IN}-)$ < - Full Scale, $T_A = T_{MIN}$ to $T_{MAX}$		0	

(1) The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



- (2) To ensure accuracy, it is required that V<sub>A</sub>, V<sub>TC</sub>, V<sub>E</sub> and V<sub>DR</sub> be well-bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (3) Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).
- (4) Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 4-8. For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.
- (5) This parameter is specified by design and is not tested in production.





## 4.6 Electrical Characteristics: Dynamic Converter<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
		DESIQ MODE				
		-3 dB <sup>(2)</sup>		1.75		GHz
		-6 dB		2.7		GHz
		DESI, DESQ MODE	·		·	
		-3 dB <sup>(2)</sup>		1.2		GHz
		-6 dB		2.3		GHz
	Bandwidth	-9 dB		2.7		GHz
		-12 dB		3		GHz
		NON-DES MODE, DESCLKIQ MODE	·		·	
		-3 dB <sup>(2)</sup>		2.7		GHz
		-6 dB		3.1		GHz
		−9 dB		3.5		GHz
		-12 dB		4		GHz
		NON-DES MODE	<u> </u>			
		D.C. to Fs/2		±0.3		dB
		D.C. to Fs	ADC12D1600RF	±0.8		
			ADC12D1000RF	±0.4		dB
		D.C. to 3Fs/2	ADC12D1600RF	±1		
			ADC12D1000RF	±0.8		dB
		50.05	ADC12D1600RF	±3.6		
		D.C. to 2Fs ADC12D1000RF	ADC12D1000RF	±0.9		dB
		DESI, DESQ MODE				
		50.55	ADC12D1600RF	±2.2		
		D.C. to Fs/2	ADC12D1000RF	±1		dB
	Gain Flatness	50.5	ADC12D1600RF	±7.4		
		D.C. to Fs	ADC12D1000RF	±2.7		dB
		DESIQ MODE				
		D.O. 1. E. 10.	ADC12D1600RF	±0.9		ID.
		D.C. to Fs/2	ADC12D1000RF	±0.7		dB
			ADC12D1600RF	±5.4		
		D.C. to Fs	ADC12D1000RF	±1.3		dB
		DESCLKIQ MODE				
		DO 1 5 /2	ADC12D1600RF	±0.7		
		D.C. to Fs/2	ADC12D1000RF	±0.6		
		50.5	ADC12D1600RF	±4.2		
		D.C. to Fs	ADC12D1000RF	±0.9		
CER	Code Error Rate			10 <sup>-18</sup>	,	Error/ Sample

<sup>(1)</sup> This parameter is specified by design and/or characterization and is not tested in production.

<sup>(2)</sup> The -3 dB point is the traditional Full-Power Bandwidth (FPBW) specification. Although the insertion loss is approximately half at this frequency, the dynamic performance of the ADC does not necessarily begin to degrade to a level below which it may be effectively used in an application. The ADC may be used at input frequencies above the -3 dB FPBW point, for example for the ADC12D1000RF, into the 5th Nyquist zone. Depending on system requirements, it is only necessary to compensate for the insertion loss.



# Electrical Characteristics: Dynamic Converter<sup>(1)</sup> (continued)

	PARAMETER	TEST CONDITION	ONS	MIN TYP MA	X UNIT
		DES MODE			
				-76.7	dBFS
		F <sub>IN</sub> = 2670 MHz ± 2.5 MHz	ADC12D1600RF	-63.7	dBc
		at –13 dBFS		-73	dBFS
			ADC12D1000RF	-60	dBc
				-78.6	dBFS
		F <sub>IN</sub> = 2070 MHz ± 2.5 MHz	ADC12D1600RF	-65.6	dBc
		at –13 dBFS		-77	dBFS
$IMD_3$	3rd order Intermodulation Distortion		ADC12D1000RF	-64	dBc
	Distortion		100100100000	-82.7	dBFS
		F <sub>IN</sub> = 2670 MHz ± 2.5 MHz	ADC12D1600RF	-66.7	dBc
		at –16 dBFS	ABO40B4000B5	-85	dBFS
			ADC12D1000RF	-69	dBc
			AD040D4000DE	-80.1	dBFS
		F <sub>IN</sub> = 2070 MHz ± 2.5 MHz	ADC12D1600RF	-64.1	dBc
		at -16 dBFS	AD040D4000DE	-83	dBFS
			ADC12D1000RF	-67	dBc
			AD040D4000DE	-154.6	dBm/Hz
	Noise Floor Density	50-Ω single-ended termination,	ADC12D1600RF	-153.6	dBFS/Hz
	Noise Floor Density	DES Mode	ADC12D1000RF	-154	dBm/Hz
		ADC12D1000		-153	dBFS/Hz
NON-DES I	MODE <sup>(3)(4)(5)</sup>				
		A 425 MUIT OF 0.5 dDEC	ADC12D1600RF	9.4	hito
		A <sub>IN</sub> = 125 MHz at –0.5 dBFS	ADC12D1000RF	9.6	bits
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF	9.3	hito
			ADC12D1000RF	9.6	bits
ENOB	Effective Number of Bits	A _ 400 MHz of 0.5 dBES	ADC12D1600RF	8.6 <sup>(6)</sup> 9.2	hito
ENOB	Effective Number of Bits	$A_{IN}$ = 498 MHz at $-0.5$ dBFS	ADC12D1000RF	8.7 <sup>(6)</sup> 9.4	bits
		A _ 000 MHz of 0.5 dBES	ADC12D1600RF	9	bits
		$A_{IN}$ = 998 MHz at $-0.5$ dBFS	ADC12D1000RF	9.3	Dits
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1600RF	8.8	bits
		A <sub>IN</sub> = 1440 Wil 12 at -0.5 dBl 3	ADC12D1000RF	9	Dits
		A <sub>IN</sub> = 125 MHz at -0.5 dBFS	ADC12D1600RF	58	dB
		A <sub>IN</sub> = 123 Wil 12 at -0.3 dBl 3	ADC12D1000RF	59.7	uВ
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF	57.5	dB
		AIN - 240 IVII IZ at -0.3 UDI 3	ADC12D1000RF	59.7	dB
SINAD	Signal-to-Noise Plus Distortion	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	53.5 <sup>(6)</sup> 57.4	dB
SHAD	Ratio	AIN - 430 IVII IZ at -0.3 UDI 3	ADC12D1000RF	54.1 <sup>(6)</sup> 58.6	uБ
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1600RF	55.9	40
		AIN - 330 IVII IZ AL -0.3 UDF3	ADC12D1000RF	57.6	dB
		A 1448 MHz at 0.5 dBES	ADC12D1600RF	54.9	40
		$A_{IN}$ = 1448 MHz at -0.5 dBFS	ADC12D1000RF	55.9	dB

Specifications

<sup>(3)</sup> The Dynamic Specifications are ensured for room to hot ambient temperature only (25°C to 85°C). Refer to the plots of the dynamic performance vs. temperature in *Typical Characteristics* to see typical performance from cold to room temperature (–40°C to 25°C).

<sup>(4)</sup> The Fs/2 spur was removed from all the dynamic performance specifications.

<sup>(5)</sup> Typical dynamic performance is only tested at Fin = 498 MHz; other input frequencies are specified by design and / or characterization and are not tested in production.

<sup>(6)</sup>  $T_A = T_{MIN}$  to  $T_{MAX}$ 



#### www.ti.com

# Electrical Characteristics: Dynamic Converter<sup>(1)</sup> (continued)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		A 105 MUT at 0.5 dDEC	ADC12D1600RF		59		٩D
		$A_{IN} = 125 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF		60.1		dB
SNR Sign		A 240 MHz at 0.5 dDFC	ADC12D1600RF		58.6		٩D
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1000RF		60		dB
	O L N D C	A 400 MH 4 0 5 IDEO	ADC12D1600RF	54.6 <sup>(6)</sup>	58.2		ID.
	Signal-to-Noise Ratio	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1000RF	55.1 <sup>(6)</sup>	58.8		dB
			ADC12D1600RF		57		
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1000RF		58.2		dB
			ADC12D1600RF		55.4		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1000RF		56.1		dB
			ADC12D1600RF		-65		
		$A_{IN}$ = 125 MHz at $-0.5$ dBFS	ADC12D1000RF		-69.7		dB
			ADC12D1600RF		-64		
		A <sub>IN</sub> = 248 MHz at –0.5 dBFS	ADC12D1000RF		-71.9		dB
			ADC12D1600RF		-64.9	-60 <sup>(6)</sup>	
THD	Total Harmonic Distortion	$A_{IN} = 498 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF		-72	-61 <sup>(6)</sup>	dB
			ADC12D1600RF		-62.4	8	
		$A_{IN} = 998 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF		-66.		dB
			ADC12D1600RF		-64.1		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1000RF		-69		dB
		A <sub>IN</sub> = 125 MHz at -0.5 dBFS	ADC12D1600RF		-78.6		dBc
			ADC12D1000RF		-79.3		
	Second Harmonic Distortion	A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF		-83		
			ADC12D1000RF		-91.6		dBc
		A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF		<del>-31.0</del> <del>-74</del>		
2nd Harm			ADC12D1000RF		-86.3		dBc
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1600RF		-70.6		
			ADC12D1000RF		-70.0 -73		dBc
			ADC12D1600RF		-73 -71		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1000RF		-73.7		dBc
		$A_{IN}$ = 125 MHz at -0.5 dBFS	ADC12D1600RF		-67.5		dBc
			ADC12D1000RF		-71.9		
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF		-64.4		dBc
			ADC12D1000RF		-75.4		
3rd Harm	Third Harmonic Distortion	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF		-71 74.9		dBc
			ADC12D1000RF		-74.8		
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1600RF		-63.2		dBc
			ADC12D1000RF		-68.9 75.7		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1600RF		-75.7 -75.7		dBc
			ADC12D1000RF		-73.5		
		A <sub>IN</sub> = 125 MHz at -0.5 dBFS	ADC12D1600RF		67.9		dBc
			ADC12D1000RF		71.4		
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF		64.5		dBc
			ADC12D1000RF	= - (C)	75		
SFDR	Spurious-Free Dynamic Range	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	58 <sup>(6)</sup>	66.7		dBc
			ADC12D1000RF	61 <sup>(6)</sup>	71.9		
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1600RF		63.8		dBc
			ADC12D1000RF		68.4		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1600RF		67.3		dBc
			ADC12D1000RF		66.5		



# Electrical Characteristics: Dynamic Converter<sup>(1)</sup> (continued)

	PARAMETER	TEST CONDIT	TIONS	MIN TYP MA	XX UNIT
DES MODE	(3)(7)(5)				
			ADC12D1600RF	9.3	
		A <sub>IN</sub> = 125 MHz at -0.5 dBFS	ADC12D1000RF	9.5	bits
			ADC12D1600RF	9.3	
		$A_{IN} = 248 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF	9.4	bits
ENOB	Effective Number of Bits	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	7.20125100011	9.3	bits
		- 111	ADC12D1600RF	8.9	
		$A_{IN} = 998 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF	8.8	bits
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	7.50.25.000.0	8.7	bits
		, and the second second	ADC12D1600RF	57.9	5.10
		$A_{IN} = 125 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF	58.7	dB
			ADC12D1600RF	57.5	
		$A_{IN} = 248 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF	58.2	dB
SINAD	Signal-to-Noise Plus Distortion		ADC12D1600RF	57.5	
17 (12	Ratio	$A_{IN} = 498 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1000RF	57.7	dB
			ADC12D1600RF	55.1	
		$A_{IN}$ = 998 MHz at $-0.5$ dBFS	ADC12D1000RF	54.8	dB
		A _ 1449 MHz at 0.5 dBES	ADC 12D 1000KI		dD
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	ADC12D1600RF	54.1	dB
	Signal-to-Noise Ratio	A <sub>IN</sub> = 125 MHz at -0.5 dBFS		58.8	dB
		ADC12D1000RF		59.2	-ID
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS		58.5	dB
SNR		A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	58.1	dB
			ADC12D1000RF	58	
		$A_{IN} = 998 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1600RF	55.9	dB
			ADC12D1000RF	55	
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS		54.3	dB
		A <sub>IN</sub> = 125 MHz at –0.5 dBFS	ADC12D1600RF	-65.2	dB
		· · · · · · · · · · · · · · · · · · ·	ADC12D1000RF	-68.1	
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1600RF	-64.2	dB
		7(N = 240 WH2 at 0.5 dBl 6	ADC12D1000RF	-68.4	QD.
HD	Total Harmonic Distortion	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	-66.2	dB
		AIN = 498 WI IZ at -0.3 dBi 3	ADC12D1000RF	-68.3	uБ
		A _ 000 MHz of 0.5 dBES	ADC12D1600RF	-62.9	dР
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1000RF	-66.4	dB
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS	·	-67	dB
		A 425 MHz of 2.5 JDEC	ADC12D1600RF	-81.5	-10
		A <sub>IN</sub> = 125 MHz at –0.5 dBFS	ADC12D1000RF	-87.4	dBc
			ADC12D1600RF	-84.2	
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1000RF	-77.1	dBc
nd Harm	Second Harmonic Distortion		ADC12D1600RF	-69.7	
		A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1000RF	-73.4	dBc
			ADC12D1600RF	-70.5	
		$A_{IN}$ = 998 MHz at $-0.5$ dBFS			dBc
			ADC12D1000RF	-76.4	

<sup>(7)</sup> These measurements were taken in Extended Control Mode (ECM) with the DES Timing Adjust feature enabled (Addr: 7h). This feature is used to reduce the interleaving timing spur amplitude, which occurs at fs/2-fin, and thereby increase the SFDR, SINAD and ENOB.



# Electrical Characteristics: Dynamic Converter<sup>(1)</sup> (continued)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
		A _ 125 MHz at 0.5 dBES	ADC12D1600RF	-66		dBc
		A <sub>IN</sub> = 125 MHz at -0.5 dBFS	ADC12D1000RF	-69.3		ubc
		$A_{IN} = 248 \text{ MHz at } -0.5 \text{ dBFS}$	ADC12D1600RF	-63.8		dBc
		A <sub>IN</sub> = 240 WITZ at -0.5 dbF3	ADC12D1000RF	-73.3		UDC
3rd Harm	Third Harmonic Distortion	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	-69.7		dBc
		A <sub>IN</sub> = 490 MHZ at -0.5 dbF3	ADC12D1000RF	-72.6		UDC
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1600RF	-63.5		dBc
			ADC12D1000RF	-69.9		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS		-67.1		dBc
		$A_{IN}$ = 125 MHz at $-0.5$ dBFS	ADC12D1600RF	66.9		dBc
		A <sub>IN</sub> = 125 MHz at -0.5 dbF3	ADC12D1000RF	69		ubc
		A 040 MH + 0.5 IPEO	ADC12D1600RF	65		dBc
		A <sub>IN</sub> = 248 MHz at -0.5 dBFS	ADC12D1000RF	67.1		ubc
SFDR	Spurious-Free Dynamic Range	A <sub>IN</sub> = 498 MHz at -0.5 dBFS	ADC12D1600RF	70.4		dBc
		AIN = 490 MINZ at -0.5 UBFS	ADC12D1000RF	65		
		A _ 000 MHz at 0.5 dBES	ADC12D1600RF	64.1		dBc
		A <sub>IN</sub> = 998 MHz at -0.5 dBFS	ADC12D1000RF	61.7		
		A <sub>IN</sub> = 1448 MHz at -0.5 dBFS		61.3		dBc

## **Electrical Characteristics: Analog Input/Output and Reference**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG IN	NPUTS					
		NON-EXTENDED CONTROL MODE				
		FSR Pin Low	540 <sup>(1)</sup>	600	660 <sup>(1)</sup>	mV <sub>P-P</sub>
		FSR Pin High	740 <sup>(1)</sup>	800	860 <sup>(1)</sup>	$mV_{P-P}$
$V_{IN\_FSR}$	Analog Differential Input Full Scale Range	EXTENDED CONTROL MODE				
		FM(14:0) = 0000 <b>h</b>		600		$mV_{P-P}$
		FM(14:0) = 4000h (default)		800		mV <sub>P-P</sub>
		FM(14:0) = 7FFF <b>h</b>		1000		$mV_{P-P}$
	A	Differential		0.02		pF
0	Analog Input Capacitance, Non-DES Mode (2)(3)	Each input pin to ground		1.6		pF
C <sub>IN</sub>	Analog Input Capacitance, DES Mode (2)(3)	Differential		0.08		pF
		Each input pin to ground		2.2		pF
R <sub>IN</sub>	Differential Input Resistance		91 <sup>(1)</sup>	100	109 <sup>(1)</sup>	Ω
COMMON-I	MODE OUTPUT					
V <sub>CMO</sub>	Common-Mode Output Voltage	I <sub>CMO</sub> = ±100 μA	1.15 <sup>(1)</sup>	1.25	1.35 <sup>(1)</sup>	V
TC_V <sub>CMO</sub>	Common-Mode Output Voltage Temperature Coefficient	$I_{CMO} = \pm 100 \ \mu A^{(4)}$		38		ppm/°C
V <sub>CMO_LVL</sub>	V <sub>CMO</sub> input threshold to set DC-coupling Mode	See (4)		0.63		V
C <sub>L</sub> _V <sub>CMO</sub>	Maximum V <sub>CMO</sub> Load Capacitance	See (2)		80 <sup>(1)</sup>		pF
BANDGAP	REFERENCE					
$V_{BG}$	Bandgap Reference Output Voltage	I <sub>BG</sub> = ±100 μA	1.15 <sup>(1)</sup>	1.25	1.35 <sup>(1)</sup>	V
TC_V <sub>BG</sub>	Bandgap Reference Voltage Temperature Coefficient	$I_{BG} = \pm 100 \ \mu A^{(4)}$		32		ppm/°C
C <sub>L</sub> _V <sub>BG</sub>	Maximum Bandgap Reference load Capacitance	See (2)		80 <sup>(1)</sup>		pF

 <sup>(1)</sup> T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>
 (2) This parameter is specified by design and is not tested in production.
 (3) The differential and pin-to-ground input capacitances are lumped capacitance values from design.

This parameter is specified by design and/or characterization and is not tested in production.

#### www.ti.com

#### 4.8 **Electrical Characteristics: I-Channel to Q-Channel**

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
Offset Match		See (1)	2		LSB
Positive Full-Scale Match		Zero offset selected in Control Register	2		LSB
	Negative Full-Scale Match	Zero offset selected in Control Register	2		LSB
	Phase Matching (I, Q)	f <sub>IN</sub> = 1.0 GHz <sup>(1)</sup>	< 1		Degree
VTALK	Crosstalk from I-channel (Aggressor) to Q-channel (Victim)	Aggressor = 867 MHz F.S., Victim = 100 MHz F.S.	-70		dB
X-TALK	Crosstalk from Q-channel (Aggressor) to I-channel (Victim)	Aggressor = 867 MHz F.S., Victim = 100 MHz F.S.	-70		dB

<sup>(1)</sup> This parameter is specified by design and/or characterization and is not tested in production.

#### 4.9 **Electrical Characteristics: Sampling Clock**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Differential Sampling Clock Input Level (1)	Sine Wave Clock Differential Peak-to-Peak	0.4(2)	0.6	2 <sup>(2)</sup>	$V_{P-P}$
V <sub>IN_CLK</sub>		Square Wave Clock Differential Peak-to-Peak	0.4(2)	0.6	2 <sup>(2)</sup>	
C <sub>IN_CLK</sub>	Sampling Clock Input Capacitance (3)	Differential		0.1		pF
		Each input to ground		1		pF
R <sub>IN_CLK</sub>	Sampling Clock Differential Input Resistance	See (1)		100		Ω

This parameter is specified by design and/or characterization and is not tested in production.

## 4.10 Electrical Characteristics: AutoSync Feature

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V <sub>IN_RCLK</sub>	Differential RCLK Input Level (1)	Differential Peak-to-Peak	360		$mV_{P-P}$
C <sub>IN_RCLK</sub>	RCLK Input Capacitance <sup>(1)</sup>	Differential	0.12		pF
		Each input to ground	1		pF
R <sub>IN_RCLK</sub>	RCLK Differential Input Resistance	See (1)	100		Ω
I <sub>IH_RCLK</sub>	Input Leakage Current; V <sub>IN</sub> = V <sub>A</sub>		22		μΑ
I <sub>IL_RCLK</sub>	Input Leakage Current; V <sub>IN</sub> = GND		33		μΑ
V <sub>O_RCOUT</sub>	Differential RCOut Output Voltage		-360		$mV_{P-P}$

<sup>(1)</sup> This parameter is specified by design and/or characterization and is not tested in production.

 $T_A = T_{MIN}$  to  $T_{MAX}$ 

This parameter is specified by design and is not tested in production.

#### www.ti.com

# 4.11 Electrical Characteristics: Digital Control and Output Pin

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL CO	ONTROL PINS (DES, CalDly, CAL, PDI, PDQ, TPM	I, NDM, FSR, DDRPh, ECE, SCLK, SDI, SCS)				
V <sub>IH</sub>	Logic High Input Voltage		0.7×V <sub>A</sub> <sup>(1)</sup>			V
V <sub>IL</sub>	Logic Low Input Voltage				0.3×V <sub>A</sub> <sup>(1)</sup>	V
I <sub>IH</sub>	Input Leakage Current; V <sub>IN</sub> = V <sub>A</sub>			0.02		μΑ
		FSR, CalDly, CAL, NDM, TPM, DDRPh, DES		-0.02		μΑ
I <sub>IL</sub>	Input Leakage Current; V <sub>IN</sub> = GND	SCS, SCLK, SDI		-17		μΑ
		PDI, PDQ, ECE		-38		μΑ
C <sub>IN_DIG</sub>	Digital Control Pin Input Capacitance (2)	Measured from each control pin to GND		1.5		pF
DIGITAL OL	JTPUT PINS (Data, DCLKI, DCLKQ, ORI, ORQ)					
		V <sub>BG</sub> = Floating, OVS = High	400 <sup>(1)</sup>	630	800 <sup>(1)</sup>	$mV_{P-P}$
V	LVDS Differential Output Voltage	V <sub>BG</sub> = Floating, OVS = Low	230(1)	460	630 <sup>(1)</sup>	$mV_{P-P}$
V <sub>OD</sub>		$V_{BG} = V_A$ , OVS = High		670		$mV_{P-P}$
		$V_{BG} = V_A$ , OVS = Low		500		$mV_{P-P}$
$\Delta V_{O\ DIFF}$	Change in LVDS Output Swing Between Logic Levels			±1		mV
V	Output Offset Voltage (3)	V <sub>BG</sub> = Floating		0.8		V
V <sub>OS</sub>	Output Onset Voltage	$V_{BG} = V_{A}$		1.2		V
ΔV <sub>OS</sub>	Output Offset Voltage Change Between Logic Levels	See (3)		±1		mV
I <sub>OS</sub>	Output Short-Circuit Current (3)	V <sub>BG</sub> = Floating; D+ and D- connected to 0.8 V		±4		mA
Z <sub>O</sub>	Differential Output Impedance	See (3)		100		Ω
V <sub>OH</sub>	Logic High-Output Level	CalRun, $I_{OH} = -100 \ \mu A$ , (3) SDO, $I_{OH} = -400 \ \mu A^{(3)}$		1.65		V
V <sub>OL</sub>	Logic Low-Output Level	CalRun, $I_{OL} = 100 \mu A$ , (3) SDO, $I_{OL} = 400 \mu A$		0.15		V
V <sub>CMI_DRST</sub>	DCLK_RST Common-Mode Input Voltage	See (3)		1.25	_	V
V <sub>ID_DRST</sub>	Differential DCLK_RST Input Voltage	See (3)		V <sub>IN_CL</sub>		V <sub>P-P</sub>
R <sub>IN_DRST</sub>	Differential DCLK_RST Input Resistance	See (3)		100		Ω

 <sup>(1)</sup> T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>
 (2) This parameter is specified by design and is not tested in production.
 (3) This parameter is specified by design and/or characterization and is not tested in production.



# 4.12 Electrical Characteristics: Power Supply

	PARAMETER	TEST COND	ITIONS	MIN TYP	MAX	UNIT
		551 550 1	ADC12D1600RF	1225		
		PDI = PDQ = Low	ADC12D1000RF	1140		mA
		DD1 1 DD2 1111	ADC12D1600RF	670		
I <sub>A</sub>	Analog Supply Current	PDI = Low; PDQ = High	ADC12D1000RF	625		mA
			ADC12D1600RF	670		
		PDI = High; PDQ = Low	ADC12D1000RF	625		mA
		PDI = PDQ = High		2.7		mA
		DD1 DD0 1	ADC12D1600RF	490		
		PDI = PDQ = Low	ADC12D1000RF	410		mA
		DDI Law DDO High	ADC12D1600RF	290		A
I <sub>TC</sub>	Track-and-Hold and Clock Supply Current	PDI = Low; PDQ = High	ADC12D1000RF	250		mA
	Garron	DDI Histor DDO I soo	ADC12D1600RF	290		A
		PDI = High; PDQ = Low	ADC12D1000RF	250		mA
		PDI = PDQ = High		0.65		μΑ
		PDI = PDQ = Low		270		mA
	Output Driver Sumply Correct	PDI = Low; PDQ = High		140		mA
I <sub>DR</sub>	Output Driver Supply Current	PDI = High; PDQ = Low		140		mA
		PDI = PDQ = High		6		μΑ
	Digital Encoder Supply Current	PDI = PDQ = Low	ADC12D1600RF	105		mA
		PDI = PDQ = LOW	ADC12D1000RF	55		MA
		PDI = Low; PDQ = High	ADC12D1600RF	50		mA
IE			ADC12D1000RF	30		MA
		PDI = High; PDQ = Low	ADC12D1600RF	50		mA
		PDI = HIGH, PDQ = LOW	ADC12D1000RF	30		IIIA
		PDI = PDQ = High		34		μΑ
		1:2 DEMUX MODE	ADC12D1600RF	2090	2310 <sup>(1)</sup>	mA
	Total Supply Current	PDI = PDQ = Low	ADC12D1000RF	1875	2105 <sup>(1)</sup>	IIIA
I <sub>TOTAL</sub>	Total Supply Current	NON-DEMUX MODE	ADC12D1600RF	2075		mA
		PDI = PDQ = Low	ADC12D1000RF	1800		ША
		1:2 DEMUX MODE				
		PDI = PDQ = Low	ADC12D1600RF	4	4.4 <sup>(1)</sup>	W
		I DI = I DQ = LOW	ADC12D1000RF	3.6	4 <sup>(1)</sup>	v v
		PDI = Low; PDQ = High	ADC12D1600RF	2.2		W
		. Di = Low, i DQ = i ligii	ADC12D1000RF	2		v v
$P_{C}$	Power Consumption	PDI = High; PDQ = Low	ADC12D1600RF	2.2		W
		. Di = i ligil, i DQ = LOW	ADC12D1000RF	2		**
		PDI = PDQ = High		6.4		mW
		NON-DEMUX MODE				
		PDI = PDQ = Low	ADC12D1600RF	3.94		W
		. 5 1 DQ - LOW	ADC12D1000RF	3.42		VV

<sup>(1)</sup>  $T_A = T_{MIN}$  to  $T_{MAX}$ 





## 4.13 Electrical Characteristics: AC

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
SAMPLING	G CLOCK (CLK)						
	Maximum Sampling Clock		ADC12D1600RF		1.6 <sup>(1)</sup>		011-
†CLK (max)	Frequency		ADC12D1000RF		1 <sup>(1)</sup>		GHz
		Non-DES Mode; LFS = 0 <b>b</b>			300 <sup>(1)</sup>		MHz
f <sub>CLK (min)</sub>	Minimum Sampling Clock Frequency	Non-DES Mode; LFS = 1 <b>b</b>			150 <sup>(1)</sup>		MHz
		DES Mode			500 <sup>(1)</sup>		MHz
	Sampling Clock Duty Cycle	$f_{CLK(min)} \le f_{CLK} \le f_{CLK(max)}^{(2)}$		20% <sup>(1)</sup>	50%	80% <sup>(1)</sup>	
t <sub>CL</sub>	Sampling Clock Low Time	See <sup>(3)</sup>	ADC12D1600RF	200 <sup>(1)</sup>	500		ps
*CL	Camping Clock Low Time	000	ADC12D1000RF	125 <sup>(1)</sup>	312.5		рз
tou	Sampling Clock High Time	See <sup>(3)</sup>	ADC12D1600RF	200 <sup>(1)</sup>	500		ps
t <sub>CH</sub>	Camping Clock riight rinic	000	ADC12D1000RF	125 <sup>(1)</sup>	312.5		рз
DATA CLO	OCK (DCLKI, DCLKQ)			1			
	DCLK Duty Cycle	See (3)		45% <sup>(1)</sup>	50%	55% <sup>(1)</sup>	
t <sub>SR</sub>	Setup Time DCLK_RST±	See (2)			45		ps
t <sub>HR</sub>	Hold Time DCLK_RST±	See (2)			45		ps
t <sub>PWR</sub>	Pulse Width DCLK_RST±	See <sup>(3)</sup>		5 <sup>(1)</sup>			Sampling Clock Cycles
		90° Mode <sup>(3)</sup>		4 <sup>(1)</sup>			Sampling
t <sub>SYNC_DLY</sub>	DCLK Synchronization Delay	0° Mode <sup>(3)</sup>		5 <sup>(1)</sup>			Clock Cycles
t <sub>LHT</sub>	Differential Low-to-High Transition Time	10%-to-90%, C <sub>L</sub> = 2.5 pF <sup>(2)</sup>		200		ps	
t <sub>HLT</sub>	Differential High-to-Low Transition Time	10%-to-90%, C <sub>L</sub> = 2.5 pF <sup>(2)</sup>			200		ps
t <sub>SU</sub>	Data-to-DCLK Setup Time	DDR 90° Mode <sup>(3)</sup>	ADC12D1600RF ADC12D1000RF		500 870		ps
t <sub>H</sub>	DCLK-to-Data Hold Time	DDR 90° Mode <sup>(3)</sup>	ADC12D1600RF		500		ps
ч	BOLK to Bata Floid Time	DDIT 30 Wode	ADC12D1000RF		870		P3
tosk	DCLK-to-Data Output Skew	50% of DCLK transition to 50% of DDR 0° Mode, SDR Mode (3)	of Data transition		±50		ps
DATA INP	PUT-TO-OUTPUT			1			
t <sub>AD</sub>	Aperture Delay <sup>(2)</sup>	Sampling CLK+ Rise to Acquisit	ion of Data		1.29		ns
t <sub>AJ</sub>	Aperture Jitter	See (2)			0.2		ps (rms)
t <sub>OD</sub>	Sampling Clock-to Data Output Delay (in addition to Latency)	50% of Sampling Clock transition transition (2)	n to 50% of Data		3.2		ns
	Latency in 1:2 Demux Non-DES	DI, DQ Outputs		34 <sup>(1)</sup>			
	Mode <sup>(3)</sup>	Dld, DQd Outputs		35 <sup>(1)</sup>			
		DI Outputs		34 <sup>(1)</sup>			
	Latency in 1:4 Demux DES Mode <sup>(3)</sup>	DQ Outputs		34.5 <sup>(1)</sup>			0 "
t <sub>LAT</sub>		Dld Outputs		35 <sup>(1)</sup>			Sampling Clock
LAI		DQd Outputs		35.5 <sup>(1)</sup>			Cycles
	Latency in Non-Demux Non-DES	DI Outputs		34 <sup>(1)</sup>			
	Mode (e)	Mode <sup>(3)</sup> DQ Outputs		34 <sup>(1)</sup>			
	Latency in Non-Demux DES Mode (3)	DI Outputs		34 <sup>(1)</sup> 34.5 <sup>(1)</sup>			
	.,	DQ Outputs	Dutputs				
t <sub>ORR</sub>	Over Range Recovery Time (2)	Differential V <sub>IN</sub> step from ±1.2 V conversion	to 0 V to accurate	1			Sampling Clock Cycles
	Wake-Up Time (PDI/PDQ low to	Non-DES Mode <sup>(3)</sup>			500		ns
$t_{WU}$	Rated Accuracy Conversion)	DES Mode <sup>(3)</sup>			1		μs

 <sup>(1)</sup> T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>
 (2) This parameter is specified by design and/or characterization and is not tested in production.
 (3) This parameter is specified by design and is not tested in production.



## 4.14 Timing Requirements: Serial Port Interface


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	Serial Clock Frequency	See (1)		15		MHz
	Serial Clock Low Time		30 <sup>(2)</sup>			ns
	Serial Clock High Time		30 <sup>(2)</sup>			ns
t <sub>SSU</sub>	Serial Data-to-Serial Clock Rising Setup Time	See (1)	2.5			ns
t <sub>SH</sub>	Serial Data-to-Serial Clock Rising Hold Time	See (1)	1			ns
t <sub>SCS</sub>	SCS-to-Serial Clock Rising Setup Time	See (3)		2.5		ns
t <sub>HCS</sub>	SCS-to-Serial Clock Falling Hold Time	See (3)		1.5		ns
t <sub>BSU</sub>	Bus turnaround time	See (3)		10		ns

- 1) This parameter is specified by design and is not tested in production.
- (2)  $T_A = T_{MIN}$  to  $T_{MAX}$
- (3) This parameter is specified by design and/or characterization and is not tested in production.

## 4.15 Timing Requirements: Calibration

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	Calibration Cycle Time	Non-ECM	4.1×10 <sup>7</sup>			Sampling
t <sub>CAL</sub>		ECM CSS = 0 <b>b</b>				Clock
		ECM CSS = 1 <b>b</b>				Cycles
t <sub>CAL_L</sub>	CAL Pin Low Time	See (1)	1280 <sup>(2)</sup>			Sampling
t <sub>CAL_H</sub>	CAL Pin High Time	See (1)	1280 <sup>(2)</sup>			Clock Cycles
	0.17. 17. 14. 14. 17. 14. 0.101. 0.17. (1)	CalDly = Low			2 <sup>24(2)</sup>	Sampling
t <sub>CalDly</sub>	Calibration delay determined by CalDly Pin <sup>(1)</sup>	CalDly = High			230(2)	Clock Cycles


- (1) This parameter is specified by design and is not tested in production.
- (2)  $T_A = T_{MIN}$  to  $T_{MAX}$



The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.


Figure 4-1. Clocking in 1:2 Demux Non-DES Mode






The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.

Figure 4-2. Clocking in Non-Demux Non-DES Mode



The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.

Figure 4-3. Clocking in 1:4 Demux DES Mode



The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.

Figure 4-4. Clocking in Non-Demux Mode DES Mode




Figure 4-5. Data Clock Reset Timing (Demux Mode)




Figure 4-6. Power-on and On-Command Calibration Timing






Figure 4-7. Serial Interface Timing





Figure 4-8. Input / Output Transfer Characteristic





## 4.16 Typical Characteristics

 $V_A = V_{DR} = V_{TC} = V_E = 1.9 \ V, \ f_{CLK} = 1600 \ MHz \ / \ 1000 \ MHz \ for the \ ADC12D1600RF \ / \ ADC12D1000RF, respectively, f_{IN} = 498 \ MHz, T_A = 25^{\circ}C, I-channel, Demux Non-DES Mode, unless otherwise stated.$ 




















Figure 4-34. Power Consumption vs Clock Frequency (ADC12D1600RF)




Figure 4-35. Power Consumption vs Clock Frequency (ADC12D1000RF)

www.ti.com

#### 5 Detailed Description

#### 5.1 Overview

The ADC12D1x00RF device is a versatile A/D converter with an innovative architecture which permits very high-speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in *Application Information*. This section covers an overview, a description of control modes (Extended Control Mode and Non-Extended Control Mode), and features.


The ADC12D1x00RF uses a calibrated folding and interpolating architecture that achieves a high Effective Number of Bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to correcting other non-idealities, ON-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal (which is within the converter's input voltage range) is digitized to twelve bits at speeds of 150/150 MSPS to 3.2/2.0 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to consist of all ones. Either of these conditions at the I- or Q-input will cause the Out-of-Range I-channel or Q-channel output (ORI or ORQ), respectively, to output a logic-high signal.

In ECM, an expanded feature set is available through the Serial Interface. The ADC12D1x00RF builds upon previous architectures, introducing a new DES Mode timing adjust feature, AutoSync feature for multi-chip synchronization and increasing to 15-bit for gain and 12-bit plus sign for offset the independent programmable adjustment for each channel.

Each channel has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demux Mode is selected, the output data rate on each channel is at the same rate as the input sample clock and only one 12-bit bus per channel is active.

### 5.2 Functional Block Diagram



## 5.3 Feature Description

The ADC12D1x00RF offers many features to make the device convenient to use in a wide variety of applications. Table 5-1 is a summary of the features available, as well as details for the control mode chosen. "N/A" means "Not Applicable."

Table 5-1. Features and Modes

FEATURE	NON-ECM	CONTROL PIN ACTIVE IN ECM	ECM	DEFAULT ECM STATE
INPUT CONTROL AND ADJUST				
AC/DC-coupled Mode Selection	Selected through V <sub>CMO</sub> (Pin C2)	Yes	Not available	N/A
Input Full-scale Range Adjust	Selected through FSR (Pin Y3)	No	Selected through the Config Reg (Addr: 3h and Bh)	Mid FSR value
Input Offset Adjust Setting	Not available	N/A	Selected through the Config Reg (Addr: 2 <b>h</b> and A <b>h</b> )	Offset = 0 mV
DES / Non-DES Mode Selection	Selected through DES (Pin V5)	No	Selected through the DES Bit (Addr: 0h; Bit: 7)	Non-DES Mode
DES Mode Input Selection	Not available	N/A	Selected through the DEQ, DIQ Bits (Addr: 0h; Bits: 6:5)	N/A
DESCLKIQ Mode	Not available	N/A	Selected through the DCK Bit (Addr: Eh; Bit: 6)	N/A
DES Timing Adjust	Not available	N/A	Selected through the DES Timing Adjust Reg (Addr: 7 <b>h</b> )	Mid skew offset
Sampling Clock Phase Adjust	Not available	N/A	Selected through the Config Reg (Addr: Ch and Dh)	t <sub>AD</sub> adjust disabled
OUTPUT CONTROL AND ADJU	ST			
DDR Clock Phase Selection	Selected through DDRPh (Pin W4)	No	Selected through the DPS Bit (Addr: 0h; Bit: 14)	0° Mode
DDR / SDR DCLK Selection	Not available	N/A	Selected through the SDR Bit (Addr: 0h; Bit: 2)	DDR Mode
SDR Rising / Falling DCLK Selection	Not available	N/A	Selected through the DPS Bit (Addr: 0h; Bit: 14)	N/A
LVDS Differential Voltage Amplitude Selection	Higher amplitude only	N/A	Selected through the OVS Bit (Addr: 0h; Bit: 13)	Higher amplitude
LVDS Common-Mode Voltage Amplitude Selection	Selected through V <sub>BG</sub> (Pin B1)	Yes	Not available	N/A
Output Formatting Selection	Offset Binary only	N/A	Selected through the 2SC Bit (Addr: 0h; Bit: 4)	Offset Binary
Test Pattern Mode at Output	Selected through TPM (Pin A4)	No	Selected through the TPM Bit (Addr: 0h; Bit: 12)	TPM disabled
Demux/Non-Demux Mode Selection	Selected through NDM (Pin A5)	Yes	Not available	N/A
AutoSync	Not available	N/A	Selected through the Config Reg (Addr: E <b>h</b> )	Master Mode, RCOut1/2 disabled
DCLK Reset	Not available	N/A	Selected through the Config Reg (Addr: Eh; Bit: 0)	DCLK Reset disabled
Time Stamp	Not available	N/A	Selected through the TSE Bit (Addr: 0h; Bit: 3)	Time Stamp disabled

Table 5-1. Features and Modes (continued)

FEATURE	NON-ECM	CONTROL PIN ACTIVE IN ECM	ECM	DEFAULT ECM STATE		
CALIBRATION	•	•				
On-command Calibration	Selected through CAL (Pin D6)	Yes	Selected through the CAL Bit (Addr: 0h; Bit: 15)	N/A (CAL = 0)		
Power-on Calibration Delay Selection	Selected through CalDly (Pin V4)	Yes	Not available	N/A		
Calibration Adjust	Not available	N/A	Selected through the Config Reg (Addr: 4 <b>h</b> )	t <sub>CAL</sub>		
Read/Write Calibration Settings	Not available	N/A	Selected through the SSC Bit (Addr: 4h; Bit: 7)	R/W calibration values disabled		
POWER DOWN						
Power-down I-channel	Selected through PDI (Pin U3)	Yes	Selected through the PDI Bit (Addr: 0h; Bit: 11)	I-channel operational		
Power-down Q-channel	Selected through PDQ (Pin V3)	Yes	Selected through the PDQ Bit (Addr: 0h; Bit: 10)	Q-channel operational		

## 5.3.1 Input Control and Adjust

There are several features and configurations for the input of the ADC12D1x00RF so that it may be used in many different applications. This section covers AC/DC-coupled Mode, input full-scale range adjust, input offset adjust, DES/Non-DES Mode, and sampling clock phase adjust.

### 5.3.1.1 AC- and DC-coupled Mode

The analog inputs may be AC- or DC-coupled. See AC/DC-Coupled Mode Pin (VCMO) for information on how to select the desired mode and DC-coupled Input Signals and AC-coupled Input Signals for applications information.

## 5.3.1.2 Input Full-Scale Range Adjust

The input full-scale range for the ADC12D1x00RF may be adjusted through Non-ECM or ECM. In Non-ECM, a control pin selects a higher or lower value; see *Full-Scale Input Range Pin (FSR)*. In ECM, the input full-scale range may be adjusted with 15-bits of precision. See V<sub>IN\_FSR</sub> in *Electrical Characteristics: Analog Input/Output and Reference* for electrical specification details. The higher and lower full-scale input range settings in Non-ECM correspond to the mid and min full-scale input range settings in ECM. It is necessary to execute an on-command calibration following a change of the input full-scale range. See *Memory* for information about the registers.

#### 5.3.1.3 Input Offset Adjust

The input offset adjust for the ADC12D1x00RF may be adjusted with 12-bits of precision plus sign through ECM. See *Memory* for information about the registers.

### 5.3.1.4 DES Timing Adjust

The performance of the ADC12D1x00RF in DES Mode depends on how well the two channels are interleaved, that is, that the clock samples either channel with precisely a 50% duty-cycle, each channel has the same offset (nominally code 2047/2048), and each channel has the same full-scale range. The ADC12D1x00RF includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust the clock phase of the I- and Q-channels. In addition to this, the residual fixed

timing skew offset may be further manually adjusted, and further reduce timing spurs for specific applications. See the DES Timing Adjust (Addr: 7h). As the DES Timing Adjust is programmed from 0d to 127d, the magnitude of the Fs/2-Fin timing interleaving spur will decrease to a local minimum and then increase again. The default, nominal setting of 64d may or may not coincide with this local minimum. The user may manually skew the global timing to achieve the lowest possible timing interleaving spur.

### 5.3.1.5 Sampling Clock Phase Adjust

The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature is intended to help the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase array antennas.

Additional delay in the clock path also creates additional jitter when using the sampling clock phase adjust. Because the sampling clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the minimal amount of adjustment and verify the net benefit of this feature in his system before relying on it.

## 5.3.2 Output Control and Adjust

There are several features and configurations for the output of the ADC12D1x00RF so that it may be used in many different applications. This section covers DDR clock phase, LVDS output differential and common-mode voltage, output formatting, Demux/Non-demux Mode, Test Pattern Mode, and Time Stamp.

### 5.3.2.1 SDR / DDR Clock

The ADC12D1x00RF output data can be delivered in Double Data Rate (DDR) or Single Data Rate (SDR). For DDR, the DCLK frequency is half the data rate and data is sent to the outputs on both edges of DCLK; see Figure 5-1. The DCLK-to-Data phase relationship may be either 0° or 90°. For 0° Mode, the Data transitions on each edge of the DCLK. Any offset from this timing is t<sub>OSK</sub>; see *Electrical Characteristics: AC* for details. For 90° Mode, the DCLK transitions in the middle of each Data cell. Setup and hold times for this transition, t<sub>SU</sub> and t<sub>H</sub>, may also be found in *Electrical Characteristics: AC*. The DCLK-to-Data phase relationship may be selected through the DDRPh Pin in Non-ECM (see *Dual Data Rate Phase Pin (DDRPh)*) or the DPS bit in the Configuration Register (Addr: 0h; Bit: 14) in ECM.




Figure 5-1. DDR DCLK-to-Data Phase Relationship

For SDR, the DCLK frequency is the same as the data rate and data is sent to the outputs on a single edge of DCLK; see *SDR DCLK-to-Data Phase Relationship*. The Data may transition on either the rising or falling edge of DCLK. Any offset from this timing is t<sub>OSK</sub>; see *Electrical Characteristics: AC* for details. The DCLK rising / falling edge may be selected through the SDR bit in the Configuration Register (Addr: 0h; Bit: 2) in ECM only.






Figure 5-2. SDR DCLK-to-Data Phase Relationship

## 5.3.2.2 LVDS Output Differential Voltage

The ADC12D1x00RF is available with a selectable higher or lower LVDS output differential voltage. This parameter is  $V_{OD}$  and may be found in *Electrical Characteristics: Digital Control and Output Pin*. The desired voltage may be selected through the OVS Bit (Addr: 0h, Bit 13). For many applications, in which the LVDS outputs are very close to an FPGA on the same board, for example, the lower setting is sufficient for good performance; this will also reduce the possibility for EMI from the LVDS outputs to other signals on the board. See *Memory* for more information.

## 5.3.2.3 LVDS Output Common-Mode Voltage

The ADC12D1x00RF is available with a selectable higher or lower LVDS output common-mode voltage. This parameter is V<sub>OS</sub> and may be found in *Electrical Characteristics: Digital Control and Output Pin*. See *LVDS Output Common-mode Pin (VBG)* for information on how to select the desired voltage.

## 5.3.2.4 Output Formatting

The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting is offset binary, but two's complement may be selected through the 2SC Bit (Addr: 0h, Bit 4); see *Memory* for more information.

### 5.3.2.5 Test Pattern Mode

The ADC12D1x00RF can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In Test Pattern Mode, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. The test pattern output is the same in DES Mode or Non-DES Mode. Each port is given a unique 12-bit word, alternating between 1's and 0's. When the part is programmed into the Demux Mode, the test pattern's order is described in Table 5-2. If the I- or Q-channel is powered down, the test pattern will not be output for that channel.

**NSTRUMENTS** 

TIME	Qd	ld	Q	ı	ORQ	ORI	COMMENTS
T0	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T1	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	Pattern
T2	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Sequence
Т3	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	n
T4	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T5	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T6	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	Pattern
T7	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Sequence
Т8	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	n+1
Т9	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T10	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T11	FFFh	FFB <b>h</b>	FF7 <b>h</b>	FEFh	1 <b>b</b>	1 <b>b</b>	Pattern
T12	000 <b>h</b>	004 <b>h</b>	008 <b>h</b>	010 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Sequence n+2
T13							

When the part is programmed into the Non-Demux Mode, the test pattern's order is described in Table 5-3.

Table 5-3. Test Pattern by Output Port in Non-Demux Mode

TIME	Q	I	ORQ	ORI	COMMENTS
T0	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T1	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T2	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
Т3	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T4	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	Pattern Sequence
T5	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	n '
Т6	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T7	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T8	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
Т9	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T10	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T11	000 <b>h</b>	004 <b>h</b>	0 <b>b</b>	0 <b>b</b>	
T12	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	Pattern Sequence n+1
T13	FFFh	FFB <b>h</b>	1 <b>b</b>	1 <b>b</b>	
T14					

### **5.3.2.6 Time Stamp**

The Time Stamp feature enables the user to capture the timing of an external trigger event, relative to the sampled signal. When enabled through the TSE Bit (Addr: 0h; Bit: 3), the LSB of the digital outputs (DQd, DQ, DId, DI) captures the trigger information. In effect, the 12-bit converter becomes an 11-bit converter and the LSB acts as a 1-bit converter with the same latency as the 11-bit converter. The trigger should be applied to the DCLK RST input. It may be asynchronous to the ADC sampling clock.

#### 5.3.3 Calibration Feature

The ADC12D1x00RF calibration must be run to achieve specified performance. The calibration procedure is exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential termination resistors, the CLK input resistor, and sets internal bias currents which affect the linearity of the converter. This minimizes full-scale error, offset error, DNL, and INL, which results in the maximum dynamic performance, as measured by: SNR, THD, SINAD (SNDR) and ENOB.

### 5.3.3.1 Calibration Control Pins and Bits

Table 5-4 is a summary of the pins and bits used for calibration. See *Ball Descriptions and Equivalent Circuits* for complete pin information and Figure 4-6 for the timing diagram.

PIN (BIT) NAME **FUNCTION** CAL D<sub>6</sub> Initiate calibration (Addr: 0h; Bit 15) (Calibration) CalDly V4 Select power-on calibration delay (Calibration Delay) Calibration Adjust (Addr: 4h) Adjust calibration sequence CalRun Indicates while calibration is running **B**5 (Calibration Running) Rtrim+/-External resistor used to calibrate analog and C1/D2 (Input termination trim resistor) **CLK** inputs Rext+/-External resistor used to calibrate internal C3/D3 (External Reference resistor) linearity

**Table 5-4. Calibration Pins** 

## 5.3.3.2 How to Execute a Calibration

Calibration may be initiated by holding the CAL pin low for at least  $t_{CAL\_L}$  clock cycles, and then holding it high for at least another  $t_{CAL\_H}$  clock cycles, as defined in *Electrical Characteristics: Calibration*. The minimum  $t_{CAL\_L}$  and  $t_{CAL\_H}$  input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is specified as  $t_{CAL}$ . The CAL Pin is active in both ECM and Non-ECM. However, in ECM, the CAL Pin is logically OR'd with the CAL Bit, so both the pin and bit are required to be set low before executing another calibration through either pin or bit.

#### 5.3.3.3 Power-on Calibration

For standard operation, power-on calibration begins after a time delay following the application of power, as determined by the setting of the CalDly Pin and measured by t<sub>CalDly</sub> (see *Electrical Characteristics: Calibration*). This delay allows the power supply to come up and stabilize before the power-on calibration takes place. The best setting (short or long) of the CalDly Pin depends upon the settling time of the power supply.

TI strongly recommends setting CalDly Pin (to either logic-high or logic-low) before powering the device on because this pin affects the power-on calibration timing. This may be accomplished by setting CalDly through an external 1-k $\Omega$  resistor connected to GND or  $V_A$ . If the CalDly Pin is toggled while the device is powered-on, it can execute a calibration even though the CAL Pin/Bit remains logic-low.

The power-on calibration will be not be performed if the CAL pin is logic-high at power-on. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC12D1x00RF will function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired.

If it is necessary to toggle the CalDly Pin before the system power-up sequence, then the CAL Pin/Bit must be set to logic-high during the toggling and afterwards for 10<sup>9</sup> Sampling Clock cycles. This will prevent the power-on calibration, so an on-command calibration must be executed or the performance will be impaired.

### 5.3.3.4 On-Command Calibration

In addition to the power-on calibration, TI recommends executing an on-command calibration whenever the settings or conditions to the device are altered significantly, to obtain optimal parametric performance. Some examples include: changing the FSR through either ECM or Non-ECM, power-cycling either channel, and switching into or out of DES Mode. For best performance, TI also recommends that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly, relative to the specific system performance requirements.

Due to the nature of the calibration feature, TI recommends avoiding unnecessary activities on the device while the calibration is taking place. For example, do not read or write to the Serial Interface or use the DCLK Reset feature while calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Also, TI recommends not applying a strong narrow-band signal to the analog inputs during calibration because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.

### 5.3.3.5 Calibration Adjust

The sequence of the calibration event itself may be adjusted. This feature can be used if a shorter calibration time than the default is required; see t<sub>CAL</sub> in *Electrical Characteristics: Calibration*. However, the performance of the device, when using this feature is not ensured.

The calibration sequence may be adjusted through CSS (Addr: 4h, Bit 14). The default setting of CSS = 1b executes both  $R_{\text{IN}}$  and  $R_{\text{IN\_CLK}}$  Calibration (using Rtrim) and internal linearity Calibration (using Rext). Executing a calibration with CSS = 0b executes only the internal linearity Calibration. The first time that Calibration is executed, it must be with CSS = 1b to trim  $R_{\text{IN}}$  and  $R_{\text{IN\_CLK}}$ . However, once the device is at its operating temperature and  $R_{\text{IN}}$  has been trimmed at least one time, it will not drift significantly. To save time in subsequent calibrations, trimming  $R_{\text{IN}}$  and  $R_{\text{IN}}$  cut may be skipped, that is, by setting CSS = 0b.

### 5.3.3.6 Read/Write Calibration Settings

When the ADC performs a calibration, the calibration constants are stored in an array which is accessible through the Calibration Values register (Addr:  $5\mathbf{h}$ ). To save the time which it takes to execute a calibration,  $t_{CAL}$ , or to allow re-use of a previous calibration result, these values can be read from and written to the register at a later time. For example, if an application requires the same input impedance,  $R_{IN}$ , this feature can be used to load a previously determined set of values. For the calibration values to be valid, the ADC must be operating under the same conditions, including temperature, at which the calibration values were originally determined by the ADC.

To read calibration values from the SPI, do the following:

- 1. Set ADC to desired operating conditions.
- 2. Set SSC (Addr: 4h, Bit 7) to 1.
- 3. Read exactly 240 times the Calibration Values register (Addr: 5h). The register values are R0, R1, R2... R239 where R0 is a dummy value. The contents of R<239:1> should be stored.
- 4. Set SSC (Addr: 4h, Bit 7) to 0.
- 5. Continue with normal operation.

To write calibration values to the SPI, do the following:

- 1. Set ADC to operating conditions at which Calibration Values were previously read.
- 2. Set SSC (Addr: 4h, Bit 7) to 1.
- 3. Write exactly 239 times the Calibration Values register (Addr: 5h). The registers should be written with stored register values R1, R2... R239.
- 4. Make two additional dummy writes of 0000h.
- 5. Set SSC (Addr: 4h, Bit 7) to 0.
- 6. Continue with normal operation.

#### 5.3.3.7 Calibration and Power Down

If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC12D1x00RF will immediately power down. The calibration cycle will continue when either or both channels are powered back up, but the calibration will be compromised due to the incomplete settling of bias currents directly after power up. Therefore, a new calibration should be executed upon powering the ADC12D1x00RF back up. In general, the ADC12D1x00RF should be recalibrated when either or both channels are powered back up, or after one channel is powered down. For best results, this should be done after the device has stabilized to its operating temperature.

## 5.3.3.8 Calibration and the Digital Outputs

During calibration, the digital outputs (including DI, DId, DQ, DQd, and OR) are set logic-low, to reduce noise. The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-low, it takes an additional 60 Sampling Clock cycles before the output of the ADC12D1x00RF is valid converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other internal processes.

### 5.3.4 Power Down

On the ADC12D1x00RF, the I- and Q-channels may be powered down individually. This may be accomplished through the control pins, PDI and PDQ, or through ECM. In ECM, the PDI and PDQ pins are logically OR'd with the Control Register setting. See *Power-Down I-channel Pin (PDI)* and *Power-Down Q-channel Pin (PDQ)* for more information.

### 5.4 Device Functional Modes

#### 5.4.1 DES and Non-DES Mode

The ADC12D1x00RF can operate in Dual-Edge Sampling (DES) or Non-DES Mode. The DES Mode allows for a single analog input to be sampled by both I- and Q-channels. One channel samples the input on the rising edge of the sampling clock and the other samples the same input signal on the falling edge of the sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice the sampling clock frequency, for example, 3.2/2.0 GSPS with a 1600/1000 MHz sampling clock. Because DES Mode uses both I- and Q-channels to process the input signal, both channels must be powered up for the DES Mode to function properly.

In Non-ECM, only the I-input may be used for the DES Mode input. See *Dual Edge Sampling Pin (DES)* for information on how to select the DES Mode. In ECM, either the I- or Q-input may be selected by first using the DES bit (Addr: 0h, Bit 7) to select the DES Mode. The DEQ Bit (Addr: 0h, Bit: 6) is used to select the Q-input, but the I-input is used by default. Also, both I- and Q-inputs may be driven externally, that is, DESIQ Mode, by using the DIQ bit (Addr: 0h, Bit 5). See *The Analog Inputs* for more information about how to drive the ADC in DES Mode.

In DESCLKIQ Mode, the I- and Q-channels sample their inputs 180° out-of-phase with respect to one another, similar to the other DES Modes. DESCLKIQ Mode is similar to the DESIQ Mode, except that the I- and Q-channels remain electrically separate internal to the ADC12D1x00RF. For this reason, both I- and Q-inputs must be externally driven for the DESCLKIQ Mode. The DCK Bit (Addr: Eh, Bit: 6) is used to select the 180° sampling clock mode.

The DESCLKIQ Mode results in the best bandwidth for the interleaved modes. In general, the bandwidth decreases from Non-DES Mode to DES Mode (specifically, DESI or DESQ) because both channels are sampling off the same input signal and non-ideal effects introduced by interleaving the two channels lower the bandwidth. Driving both I- and Q-channels externally (DESIQ Mode and DESCLKIQ Mode) results in better bandwidth because each channel is being driven, which reduces routing losses. The DESCLKIQ Mode has better bandwidth than the DESIQ Mode because the routing internal to the ADC12D1600/1000 is simpler, which results in less insertion loss.

In the DES Mode, the outputs must be carefully interleaved to reconstruct the sampled signal. If the device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the sampling clock is 1600/1000 MHz, the effective sampling rate is doubled to 3.2/2.0 GSPS and each of the 4 output buses has an output rate of 800/500 MSPS. All data is available in parallel. To properly reconstruct the sampled waveform, the four bytes of parallel data that are output with each DCLK must be correctly interleaved. The sampling order is as follows, from the earliest to the latest: DQd, Dld, DQ, Dl. See Figure 4-3. If the device is programmed into the Non-Demux DES Mode, two bytes of parallel data are output with each edge of the DCLK in the following sampling order, from the earliest to the latest: DQ, Dl. See Figure 4-4.

### 5.4.2 Demux and Non-Demux Mode

The ADC12D1x00RF may be in one of two demultiplex modes: Demux Mode or Non-Demux Mode (also sometimes referred to as 1:1 Demux Mode). In Non-Demux Mode, the data from the input is simply output at the sampling rate on one 12-bit bus. In Demux Mode, the data from the input is output at half the sampling rate, on twice the number of buses. Demux and Non-Demux Mode may only be selected by the NDM pin. In Non-DES Mode, the output data from each channel may be demultiplexed by a factor of 1:2 (1:2 Demux Non-DES Mode) or not demultiplexed (Non-Demux Non-DES Mode). In DES Mode, the output data from both channels interleaved may be demultiplexed (1:4 Demux DES Mode) or not demultiplexed (Non-Demux DES Mode).

See Table 5-5 for a selection of available modes.

Table 5-5. Supported Demux, Data Rate Modes

	NON-DEMUX MODE	1:2 DEMUX MODE
DDR	0° Mode only	0° Mode / 90° Mode
SDR	Not available	Rising / Falling Mode

## 5.5 Programming

#### 5.5.1 Control Modes

The ADC12D1x00RF may be operated in one of two control modes: Non-extended Control Mode (Non-ECM) or Extended Control Mode (ECM). In the simpler Non-ECM (also sometimes referred to as Pin Control Mode), the user affects available configuration and control of the device through the control pins. The ECM provides additional configuration and control options through a serial interface and a set of 16 registers, most of which are available to the customer.

### 5.5.1.1 Non-Extended Control Mode

In Non-extended Control Mode (Non-ECM), the Serial Interface is not active and all available functions are controlled through various pin settings. Non-ECM is selected by setting the  $\overline{\text{ECE}}$  Pin to logic-high. For the control pins, "logic-high" and "logic-low" refer to  $V_A$  and GND, respectively. Nine dedicated control pins provide a wide range of control for the ADC12D1x00RF and facilitate its operation. These control pins provide DES Mode selection, Demux Mode selection, DDR Phase selection, execute Calibration, Calibration Delay setting, Power-down I-channel, Power-down Q-channel, Test Pattern Mode selection, and Full-Scale Input Range selection. In addition to this, two dual-purpose control pins provide for AC/DC-coupled Mode selection and LVDS output common-mode voltage selection. See Table 5-6 for a summary.

Table 5-6. Non-ECM Pin Summary

PIN NAME	LOGIC-LOW	LOGIC-HIGH	FLOATING		
DEDICATED CONTROL PINS					
DES	Non-DES Mode	DES Mode	Not valid		
NDM	Demux Mode	Non-Demux Mode	Not valid		
DDRPh	0° Mode / Falling Mode	90° Mode / Rising Mode	Not valid		
CAL	See Calibra	ation Pin (CAL)	Not valid		
CalDly	Shorter delay	Longer delay	Not valid		
PDI	I-channel active	Power Down I-channel	Power Down I-channel		
PDQ	Q-channel active	Power Down Q-channel	Power Down Q-channel		
TPM	Non-Test Pattern Mode	Test Pattern Mode	Not valid		
FSR	Lower FS input Range	Higher FS input Range	Not valid		
DUAL-PURPOSE CONTROL PIN	S				
V <sub>CMO</sub>	AC-coupled operation	Not allowed	DC-coupled operation		
V <sub>BG</sub>	Not allowed	Higher LVDS common-mode voltage	Lower LVDS common-mode voltage		

## 5.5.1.1.1 Dual Edge Sampling Pin (DES)

The Dual Edge Sampling (DES) Pin selects whether the ADC12D1x00RF is in DES Mode (logic-high) or Non-DES Mode (logic-low). DES Mode means that a single analog input is sampled by both I- and Q-channels in a time-interleaved manner. One of the ADCs samples the input signal on the rising sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock edge (duty cycle corrected). In Non-ECM, only the I-input may be used for DES Mode, a.k.a. DESI Mode. In ECM, the Q-input may be selected through the DEQ Bit (Addr: 0h, Bit: 6), a.k.a. DESQ Mode. In ECM, both the I- and Q-inputs may be selected, a.k.a. DESIQ or DESCLKIQ Mode.

To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0h; Bit: 7). See DES/Non-DES Mode for more information.

## 5.5.1.1.2 Non-Demultiplexed Mode Pin (NDM)

The Non-Demultiplexed Mode (NDM) Pin selects whether the ADC12D1x00RF is in Demux Mode (logic-low) or Non-Demux Mode (logic-high). In Non-Demux Mode, the data from the input is produced at the sampled rate at a single 12-bit output bus. In Demux Mode, the data from the input is produced at half the sampled rate at twice the number of output buses. For Non-DES Mode, each I- or Q-channel will produce its data on one or two buses for Non-Demux or Demux Mode, respectively. For DES Mode, the selected channel will produce its data on two or four buses for Non-Demux or Demux Mode, respectively.

This feature is pin-controlled only and remains active during both Non-ECM and ECM. See *Demux/Non-demux Mode* for more information.

### 5.5.1.1.3 Dual Data Rate Phase Pin (DDRPh)

The Dual Data Rate Phase (DDRPh) Pin selects whether the ADC12D1x00RF is in 0° Mode (logic-low) or 90° Mode (logic-high) for DDR Mode. If the device is in SDR Mode, then the DDRPh Pin selects whether the ADC12D1x00RF is in Falling Mode (logic-low) or Rising Mode (logic-high). For DDR Mode, the Data may transition either with the DCLK transition (0° Mode) or halfway between DCLK transitions (90° Mode). The DDRPh Pin selects the mode for both the I-channel: DI- and DId-to-DCLKI phase relationship and for the Q-channel: DQ- and DQd-to-DCLKQ phase relationship.

To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0h; Bit: 14). See SDR / DDR Clock for more information.

### 5.5.1.1.4 Calibration Pin (CAL)

The Calibration (CAL) Pin may be used to execute an on-command calibration or to disable the power-on calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command calibration through the CAL pin, bring the CAL pin high for a minimum of  $t_{CAL\_H}$  input clock cycles after it has been low for a minimum of  $t_{CAL\_L}$  input clock cycles. Holding the CAL pin high upon power on will prevent execution of the power-on calibration. In ECM, this pin remains active and is logically OR'd with the CAL bit.

To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0h; Bit: 15). See *Calibration Feature* for more information.

## 5.5.1.1.5 Calibration Delay Pin (CalDly)

The Calibration Delay (CalDly) Pin selects whether a shorter or longer delay time is present, after the application of power, until the start of the power-on calibration. The actual delay time is specified as t<sub>CalDly</sub> and may be found in *Electrical Characteristics: Calibration*. This feature is pin-controlled only and remains active in ECM. TI recommends selecting the desired delay time before power-on and not dynamically alter this selection.

See Calibration Feature for more information.

### 5.5.1.1.6 Power-Down I-channel Pin (PDI)

The Power-down I-channel (PDI) Pin selects whether the I-channel is powered down (logic-high) or active (logic-low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state when the I-channel is powered down. Upon return to the active state, the pipeline will contain meaningless information and must be flushed. The supply currents (typicals and limits) are available for the I-channel powered down or active and may be found in *Electrical Characteristics: Power Supply*. The device should be recalibrated following a power-cycle of PDI (or PDQ).

This pin remains active in ECM. In ECM, either this pin or the PDI bit (Addr: 0h; Bit: 11) in the Control Register may be used to power down the I-channel. See *Power Down* for more information.

### 5.5.1.1.7 Power-Down Q-channel Pin (PDQ)

The Power-down Q-channel (PDQ) Pin selects whether the Q-channel is powered down (logic-high) or active (logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q-channel. The PDI and PDQ pins function independently of each other to control whether each I- or Q-channel is powered down or active.

This pin remains active in ECM. In ECM, either this pin or the PDQ bit (Addr: 0h; Bit: 10) in the Control Register may be used to power down the Q-channel. See *Power Down* for more information.

### 5.5.1.1.8 Test Pattern Mode Pin (TPM)

The Test Pattern Mode (TPM) Pin selects whether the output of the ADC12D1x00RF is a test pattern (logic-high) or the converted analog input (logic-low). The ADC12D1x00RF can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In TPM, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. See *Test Pattern Mode* for more information.

### 5.5.1.1.9 Full-Scale Input Range Pin (FSR)

The Full-Scale Input Range (FSR) Pin selects whether the full-scale input range for both the I- and Q-channel is higher (logic-high) or lower (logic-low). The input full-scale range is specified as V<sub>IN\_FSR</sub> in *Electrical Characteristics: Analog Input/Output and Reference*. In Non-ECM, the full-scale input range for each I- and Q-channel may not be set independently, but it is possible to do so in ECM. The device must be calibrated following a change in FSR to obtain optimal performance.

To use this feature in ECM, use the Configuration Registers (Addr: 3h and Bh). See *Input Control and Adjust* for more information.

### 5.5.1.1.10 AC- and DC-Coupled Mode Pin ( $V_{CMO}$ )

The  $V_{CMO}$  Pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-coupled (logic-low) or DC-coupled (floating). This pin is always active, in both ECM and Non-ECM.

### 5.5.1.1.11 LVDS Output Common-mode Pin (V<sub>BG</sub>)

The  $V_{BG}$  Pin serves a dual purpose. When functioning as an output, it provides the bandgap reference. When functioning as an input, it selects whether the LVDS output common-mode voltage is higher (logic-high) or lower (floating). The LVDS output common-mode voltage is specified as  $V_{OS}$  and may be found in *Electrical Characteristics: Digital Control and Output Pin*. This pin is always active, in both ECM and Non-ECM.

#### 5.5.1.2 Extended Control Mode

In Extended Control Mode (ECM), most functions are controlled through the Serial Interface. In addition to this, several of the control pins remain active. See Table 5-1 for details. ECM is selected by setting the ECE Pin to logic-low. If the ECE Pin is set to logic-high (Non-ECM), then the registers are reset to their default values. So, a simple way to reset the registers is by toggling the ECE pin. Four pins on the ADC12D1x00RF control the Serial Interface: SCS, SCLK, SDI and SDO. This section covers the Serial Interface. The Register Definitions are located at the end of the data sheet so that they are easy to find, see *Memory*.

#### 5.5.1.2.1 The Serial Interface

The ADC12D1x00RF offers a Serial Interface that allows access to the sixteen control registers within the device. The Serial Interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are defined in such a way that the user can opt to simply join SDI and SDO signals in his system to accomplish a single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in Table 5-7. See Figure 4-7 for the timing diagram and *Electrical Characteristics: Serial Port Interface* for timing specification details. Control register contents are retained when the device is put into power-down mode. If this feature is unused, the SCLK, SDI, and SCS pins may be left floating because they each have an internal pullup.

 PIN
 NAME

 C4
 SCS (Serial Chip Select bar)

 C5
 SCLK (Serial Clock)

 B4
 SDI (Serial Data In)

 A3
 SDO (Serial Data Out)

Table 5-7. Serial Interface Pins

 $\overline{SCS}$ : Each assertion (logic-low) of this signal starts a new register access, that is, the SDI command field must be ready on the following SCLK rising edge. The user is required to deassert this signal after the 24th clock. If the  $\overline{SCS}$  is deasserted before the 24th clock, no data read/write will occur. For a read operation, if the  $\overline{SCS}$  is asserted longer than 24 clocks, the SDO output will hold the D0 bit until  $\overline{SCS}$  is deasserted. For a write operation, if the  $\overline{SCS}$  is asserted longer than 24 clocks, data write will occur normally through the SDI input upon the 24th clock. Setup and hold times,  $t_{SCS}$  and  $t_{HCS}$ , with respect to the SCLK must be observed.  $\overline{SCS}$  must be toggled in between register access cycles.

**SCLK**: This signal is used to register the input data (SDI) on the rising edge; and to source the output data (SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum frequency requirement for SCLK; see f<sub>SCLK</sub> in *Electrical Characteristics: Serial Port Interface* for more details.

**SDI:** Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a data field. If the SDI and SDO wires are shared (3-wire mode), then during read operations, it is necessary to tri-state the master which is driving SDI while the data field is being output by the ADC on SDO. The master must be tri-stated before the falling edge of the 8<sup>th</sup> clock. If SDI and SDO are not shared (4-wire mode), then this is not necessary. Setup and hold times, t<sub>SH</sub> and t<sub>SSU</sub>, with respect to the SCLK must be observed.

**SDO:** This output is normally tri-stated and is driven only when  $\overline{SCS}$  is asserted, the first 8 bits of command data have been received and it is a READ operation. The data is shifted out, MSB first, starting with the 8th clock's falling edge. At the end of the access, when  $\overline{SCS}$  is deasserted, this output is tri-stated once again. If an invalid address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there will be a bus turnaround time,  $t_{BSU}$ , from when the last bit of the command field was read in until the first bit of the data field is written out.

Table 5-8 shows the Serial Interface bit definitions.

Table 5-8. Command and Data Field Definitions

BIT NO.	NAME	COMMENTS						
1	Read/Write (R/W)	1 <b>b</b> indicates a read operation 0 <b>b</b> indicates a write operation						
2-3	Reserved	Bits must be set to 10 <b>b</b>						
4-7	A<3:0>	16 registers may be addressed. The order is MSB first						
8	X	This is a "don't care" bit						
9-24	D<15:0>	Data written to or read from addressed register						

The serial data protocol is shown for a read and write operation in Figure 5-3 and Figure 5-4, respectively.




Figure 5-3. Serial Data Protocol - Read Operation




Figure 5-4. Serial Data Protocol - Write Operation

## 5.6 Register Maps

Eleven read/write registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Non-extended Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit. See Table 5-9 for a summary.

Table 5-9. Register Addresses

А3	A2	A1	A0	HEX	REGISTER ADDRESSED
0	0	0	0	0 <b>h</b>	Configuration Register 1
0	0	0	1	1h	Reserved
0	0	1	0	2 <b>h</b>	I-channel Offset Adjust
0	0	1	1	3 <b>h</b>	I-channel Full-Scale Range Adjust
0	1	0	0	4h	Calibration Adjust
0	1	0	1	5 <b>h</b>	Calibration Values
0	1	1	0	6 <b>h</b>	Reserved
0	1	1	1	7 <b>h</b>	DES Timing Adjust
1	0	0	0	8 <b>h</b>	Reserved
1	0	0	1	9 <b>h</b>	Reserved
1	0	1	0	Ah	Q-channel Offset Adjust
1	0	1	1	Bh	Q-channel Full-Scale Range Adjust
1	1	0	0	Ch	Aperture Delay Coarse Adjust
1	1	0	1	Dh	Aperture Delay Fine Adjust
1	1	1	0	Eh	AutoSync
1	1	1	1	Fh	Reserved

Table 5-10. Configuration Register 1

Addr: 0l	h (0000	) <b>b</b> )							POR state: 2000h							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAL	DPS	ovs	TPM	PDI	PDQ	Res	LFS	DES	DEQ	DIQ	2SC	TSE	SDR	R	es
POR	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit 15	u <sub>l</sub> ca	CAL: Calibration Enable. When this bit is set to 1b, an on-command calibration is initiated. This bit is not reset automatically upon completion of the calibration. Therefore, the user must reset this bit to 0b and then set it to 1b again to execute another calibration. This bit is logically OR'd with the CAL Pin; both bit and pin must be set to 0b before either is used to execute a calibration.														
Bit 14	se	DPS: DCLK Phase Select. In DDR, set this bit to 0 <b>b</b> to select the 0° Mode DDR Data-to-DCLK phase relationship and to 1 <b>b</b> to select the 90° Mode. In SDR, set this bit to 0 <b>b</b> to transition the data on the Rising edge of DCLK; set this bit to 1 <b>b</b> to transition the data on the Falling edge of DCLK. (1)														
Bit 13	Se	VS: Outp elects the etails.														
Bit 12	aı	PM: Test nd OR ou puts. See	tputs. W	hen set t	o 0 <b>b</b> , th	e device	will cont	inually o	utput the							
Bit 11		DI: Powe														nel is
Bit 10		DQ: Powered														
Bit 9	R	eserved.	Must be	set as sl	nown.											
Bit 8	LI	S: Low-F	requenc	y Select	. If the s	ampling	clock (C	LK) is at	or belov	v 300 MI	Hz, set t	his bit to	1 <b>b</b> for ir	mproved	perform	ance.
Bit 7		ES: Dual- 1 <b>b</b> , the o												ES Mode	e; when	it is set

(1) This pin and bit functionality is not tested in production test; performance is tested in the specified and default mode only.



Bit 6		DEQ: DES Q-input select, a.k.a. DESQ Mode. When the device is in DES Mode, this bit selects the input that the device will operate on. The default setting of 0b selects the I-input and 1b selects the Q-input.									
Bit 5	the device. If the bit is left at it inputs must be externally drive		Mode, setting this bit to 1 <b>b</b> shorts the I- and Q-inputs internally to s remain electrically separate. In this mode, both the I- and Q-r more information. (2) CLKIQ Mode, see Addr E <b>h</b> .								
	Mode	Mode Addr 0h, Bit<7:5> Addr Eh, Bit<6>									
	Non-DES Mode	000 <b>b</b>	0 <b>b</b>								
	DESI Mode	100 <b>b</b>	0 <b>b</b>								
	DESQ Mode	110 <b>b</b>	0 <b>b</b>								
	DESIQ Mode	101 <b>b</b>	0 <b>b</b>								
	DESCLKIQ Mode	000 <b>b</b>	1b								
Bit 4	2SC: Two's Complement outp data is output in Two's Compl		the data is output in Offset Binary format; when set to 1b, the								
Bit 3		r the default setting of 0 <b>b</b> , the T	ime Stamp feature is not enabled; when set to 1b, the feature is about this feature.								
Bit 2		SDR: Single Data Rate. For the default setting of 0b, the data is clocked in Dual Data Rate; when set to 1b, the data is clocked in Single Data Rate. See <i>Output Control and Adjust</i> for more information about this feature. See Table 5-5 for a selection of available modes.									
Bits 1:0	Reserved. Must be set as sho	wn.									

<sup>(2)</sup> This feature functionality is not tested in production test; performance is tested in the specified/default mode only.

## Table 5-11. Reserved

Addr: 1h (0001b)									POR state: 2907h							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res															
POR	0	0	1	0	1	0	0	1	0	0	0	0	0	1	1	1
Bits 15:	ts 15:0 Reserved. Must be set as shown.															

## Table 5-12. I-channel Offset Adjust

Addr: 2	<b>h</b> (00	10 <b>b</b> )												P	OR state	e: 0000 <b>h</b>		
Bit	15	5 14 13		12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		Res		os					•	OM(	11:0)	•	•	•	•	*		
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bits 15:13 Reserved. Must be set to 0b.																		
Bit 12		OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1b incurs a negative offset of the set magnitude.																
Bits 11:										agnitude of the offset set at the ADC output (straight binary coding). $DM(11:0) = 4095 d$ in steps of approximately 11 $\mu$ V. Monotonicity is								
		Code						Offs	Offset [mV]									
		0000 0000	0000 (d	efault)				0										
		1000 0000	0000					22.5	22.5									
		1111 1111	45	45														



# Table 5-13. I-channel Full Scale Range Adjust

Addr: 3	<b>h</b> (001	1 <b>b</b> )												P	OR state	: 4000 <b>h</b>	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	Res					•			FM(14:0)	)							
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit 15	R	eserved.															
Bits 14:	6 9 v	Reserved. Must be set to 0b.  FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from 600 mV (0d) to 1000 mV (32767d) with the default setting at 800 mV (16384d). Monotonicity is specified by design only for the 9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR values is available in ECM, that is, FSR values greater than 800 mV. See V <sub>IN_FSR</sub> in <i>Electrical Characteristics: Analog Input/Output and Reference</i> for characterization details.															
	C	ode						FSR	[mV]								
	0	00 0000 C	000 000	0				600									
	1	00 0000 C	000 000	0 (defau	lt)			800									
	1	11 1111 1	111 111	1				1000	)								

## Table 5-14. Calibration Adjust

Addr: 4	<b>h</b> (010	O <b>b</b> )												PC	R state:	DB4B <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res	CSS			R	es			SSC				Res			
POR	1	1	0	1	1	0	1	1	0	1	0	0	1	0	1	1
Bit 15	R	Reserved. Must be set as shown.  CSS: Calibration Sequence Select. The default 1b selects the following calibration sequence: reset all previously calibrated														
Bit 14	e c m	CSS: Calibration Sequence Select. The default 1 <b>b</b> selects the following calibration sequence: reset all previously calibrated elements to nominal values, do R <sub>IN</sub> Calibration, do internal linearity Calibration. Setting CSS = 0 <b>b</b> selects the following calibration sequence: do not reset R <sub>IN</sub> to its nominal value, skip R <sub>IN</sub> calibration, do internal linearity Calibration. The calibration must be completed at least one time with CSS = 1 <b>b</b> to calibrate R <sub>IN</sub> . Subsequent calibrations may be run with CSS = 0 <b>b</b> (skip R <sub>IN</sub> calibration) or 1 <b>b</b> (full R <sub>IN</sub> and internal linearity Calibration).														
Bits 13:	8 R	eserved.	Must be	set as sl	nown.											
Bit 7	n	SC: SPI S ot reading formation	/writing t													
Bits 6:0	R	eserved.	Must be	set as sl	nown.											

## **Table 5-15. Calibration Values**

Addr: 5	<b>h</b> (0101	<b>b</b> )												PC	R state:	XXXXh
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		•	•	•	•		•	SS(1	15:0)	•	•	•	•	•	•	,
POR	Х	Х	Х	Х	Х	Χ	Х	Х	X	Х	Х	Х	Х	Х	Х	Х
Bits 15:							s a self-o n, Bit 7) t									nd may

## Table 5-16. Reserved

Addr: 6	<b>h</b> (0110	b)												PO	R state:	1C2E <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			•	•				Re	es							
POR	0	0	0	1	1	1	0	0	0	0	1	0	1	1	1	0
Bits 15:	0 Re	served. I	Must be	set as sl	nown.											



# Table 5-17. DES Timing Adjust

Addr: 7	<b>h</b> (01	11 <b>b</b> )												P	OR state	: 8142 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		DTA(6:0) Res														
POR	1	1 0 0 0 0 0 0 1 0 1 0 0 0 1 0														
Bits 15:		DTA(6:0): the rising Control ar	edge of th	ne samp	ling clock	c may be	adjuste	d; the au	itomatic	duty cyc						
Bits 8:0	1	Reserved	Must be	set as s	hown.											

## Table 5-18. Reserved

Addr: 8	h (1000l	<b>o</b> )												PC	OR state	: 0F0F <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res															
POR	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
Bits 15:	0 Re	served.	Must be	set as sl	nown.	•						•		•	•	•

## Table 5-19. Reserved

Addr: 9	h (1001l	<b>o</b> )												P	OR state	: 0000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res															
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits 15:	0 Re	served.	Must be	set as sl	nown.								•			

## Table 5-20. Q-channel Offset Adjust

Addr: A	h (10	)10 <b>b</b> )	)												P	OR state	: 0000 <b>h</b>
Bit	15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res		os						OM(	11:0)	•				
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits 15:	:13	Rese	Reserved. Must be set to 0b.  OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting														
Bit 12			DS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1b incurs a negative offset of the set magnitude.  DM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).														
Bits 11:		The	range i	s from 0		OM(11:0	) = 0d to						ne ADC o approxir				
		Cod	le						Offs	et [mV]							
		0000	0000	0000 (de	efault)				0								
		1000	0000	0000					22.5								
		1111	1 1111	1111					45								



# Table 5-21. Q-channel Full-Scale Range Adjust

Addr: B	<b>h</b> (101	1 <b>b</b> )												P	OR state	: 4000 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res		•	1		ļ.		Į.	FM(14:0	)	1.	1.	•	1.	1.	
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit 15	F	eserved.	Must be	set to 0	).				•							
Bits 14:	6 9 v	M(14:0): I 00 mV (00 MSBs. Thalues is a alues is a	d) to 100 he mid-ra vailable i	00 mV (3: ange (lov in ECM,	2767 <b>d</b> ) v v) setting that is, F	vith the o g in ECM SR valu	default se I corresp es greate	etting at onds to er than 8	800 mV the nomi	(16384 <b>d</b> inal (low	l). Monot ) setting	tonicity is in Non-E	s specifie ECM. A (	ed by des greater ra	sign only ange of I	for the
	C	ode						FSR	[mV]							
	0	00 0000 0	000 000	00				600								
	1	00 0000 0	000 000	00 (defau	lt)			800								
	1	11 1111 1	111 111	1				1000	)							

## **Table 5-22. Aperture Delay Coarse Adjust**

Addr: C	<b>h</b> (1	100 <b>b</b> )													P	OR state	: 0004 <b>h</b>
Bit	1	5 .	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CAM	(11:0)						STA	DCC	R	es
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Bits 15:	.4	CAM(11:0): Coarse Adjust Magnitude. This 12-bit value determines the amount of delay that will be applied to the input CLK signal. The range is 0 ps delay for CAM(11:0) = 0d to a maximum delay of 825 ps for CAM(11:0) = 2431d (±95 ps due to PVT variation) in steps of approximately 340 fs. For code CAM(11:0) = 2432d and above, the delay saturates and the maximum delay applies. Additional, finer delay steps are available in register Dh. The STA (Bit 3) must be selected to enable this function.															
Bit 3					ust. Set M(11:0)			enable the vailable.	e t <sub>AD</sub> adj	ust featu	ıre, whic	h will ma	ake both	coarse a	and fine a	adjustme	ent
Bit 2					orrect. T by defaul		an be se	t to 0 <b>b</b> to	disable	the auto	matic du	uty-cycle	stabilize	er feature	e of the c	hip. This	5
Bits 1:0	)	Reserv	ved. N	Must be	set to 0k	).											

## **Table 5-23. Aperture Delay Fine Adjust**

Addr: D	h (11	101 <b>b</b>	)												P	OR state	: 0000 <b>h</b>
Bit	15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		FAM(5:0) Res Res															
POR	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits 15:		the	input Cl	LK when	the Clo	ck Phase	e Adjust	feature i	s enable	d throug	h STA (A	Addr: Ch	, Bit 3).	The rang	that will by ge is stra s of appr	ight bina	ry from
Bits 9:0		Res	served. I	Must be	set as sl	nown.											



# Table 5-24. AutoSync<sup>(1)</sup>

Addr: E	<b>h</b> (1110	<b>b</b> )												P	OR state	: 0003 <b>h</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				1	DRC(8:0	)				DCK	Res	SP(	1:0)	ES	DOC	DR
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

(1) This fea	ature functionality is not tested in production test; performance is tested in the specified/default mode only.
Bits 15:7	DRC(8:0): Delay Reference Clock (8:0). These bits may be used to increase the delay on the input reference clock when synchronizing multiple ADCs. The delay may be set from a minimum of 0s (0d) to a maximum of 1200 ps (319d). The delay remains the maximum of 1200 ps for any codes above or equal to 319d. See <i>Synchronizing Multiple ADC12D1600/1000RFS in a System</i> for more information.
Bit 6	DCK: DESCLKIQ Mode. Set this bit to 1b to enable Dual-Edge Sampling, in which the Sampling Clock samples the I- and Q-channels 180° out of phase with respect to one another, that is, the DESCLKIQ Mode. To select the DESCLKIQ Mode, Addr: 0h, Bits <7:5> must also be set to 000b. See <i>Input Control and Adjust</i> for more information. (1)
Bit 5	Reserved. Must be set as shown.
Bits 4:3	SP(1:0): Select Phase. These bits select the phase of the reference clock which is latched. The codes correspond to the following phase shift: $00 = 0^{\circ}$ $01 = 90^{\circ}$ $10 = 180^{\circ}$ $11 = 270^{\circ}$
Bit 2	ES: Enable Slave. Set this bit to 1b to enable the Slave Mode of operation. In this mode, the internal divided clocks are synchronized with the reference clock coming from the master ADC. The master clock is applied on the input pins RCLK. If this bit is set to 0b, then the device is in Master Mode.
Bit 1	DOC: Disable Output reference Clocks. Setting this bit to 0b sends a CLK/4 signal on RCOut1 and RCOut2. The default setting of 1b disables these output drivers. This bit functions as described, regardless of whether the device is operating in Master or Slave Mode, as determined by ES (Bit 2).
Bit 0	DR: Disable Reset. The default setting of 1b leaves the DCLK_RST functionality disabled. Set this bit to 0b to enable DCLK_RST functionality.

<sup>(1)</sup> This feature functionality is not tested in production test; performance is tested in the specified/default mode only.

## Table 5-25. Reserved

Addr: Fh (1111b)							POR state: 001Dh									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>e</b> Res															
POR	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1
Bits 15:	5:0 Reserved. This address is read only.															

## 6 Application and Implementation

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 6.1 Application Information

## 6.1.1 The Analog Inputs

The ADC12D1x00RF will continuously convert any signal which is present at the analog inputs, as long as a CLK signal is also provided to the device. This section covers important aspects related to the analog inputs including: acquiring the input, driving the ADC in DES Mode, the reference voltage and FSR, out-of-range indication, AC- and DC-coupled signals, and single-ended input signals.

### 6.1.1.1 Acquiring the Input

The Aperture Delay,  $t_{AD}$ , is the amount of delay, measured from the sampling edge of the clock input, after which signal present at the input pin is sampled inside the device. Data is acquired at the rising edge of CLK+ in Non-DES Mode and both the falling and rising edges of CLK+ in DES Mode. In Non-DES Mode, the I- and Q-channels always sample data on the rising edge of CLK+. In DES Mode, that is, DESI, DESQ, DESIQ, and DESCLKIQ, the I-channel samples data on the rising edge of CLK+ and the Q-channel samples data on the falling edge of CLK+. The digital equivalent of that data is available at the digital outputs a constant number of sampling clock cycles later for the DI, DQ, DId and DQd output buses, a.k.a. Latency, depending on the demultiplex mode which is selected. In addition to the Latency, there is a constant output delay,  $t_{\rm QD}$ , before the data is available at the outputs. See  $t_{\rm QD}$  in the timing diagrams. See  $t_{\rm LAT}$ ,  $t_{\rm AD}$ , and  $t_{\rm QD}$ in Electrical Characteristics: AC.

## 6.1.1.2 Driving the ADC in DES Mode

The ADC12D1x00RF can be configured as either a 2-channel, 1600/1000 GSPS device (Non-DES Mode) or a 1-channel 3.2/2.0 GSPS device (DES Mode). When the device is configured in DES Mode, there is a choice for with which input to drive the single-channel ADC. These are the 3 options:

DES – externally driving the I-channel input only. This is the default selection when the ADC is configured in DES Mode. It may also be referred to as "DESI" for added clarity.

DESQ – externally driving the Q-channel input only.

DESIQ, DESCLKIQ – externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ should be driven with the exact same signal. VinI- and VinQ- should be driven with the exact same signal, which is the differential compliment to the one driving VinI+ and VinQ+.

The input impedance for each I- and Q-input is  $100-\Omega$  differential (or  $50-\Omega$  single-ended), so the trace to each VinI+, VinI-, VinQ+, and VinQ- should always be  $50-\Omega$  single-ended. If a single I- or Q-input is being driven, then that input will present a  $100-\Omega$  differential load. For example, if a  $50-\Omega$  single-ended source is driving the ADC, then a 1:2 balun will transform the impedance to  $100-\Omega$  differential. However, if the ADC is being driven in DESIQ Mode, then the  $100-\Omega$  differential impedance from the I-input will appear in parallel with the Q-input for a composite load of  $50-\Omega$  differential and a 1:1 balun would be appropriate. See Figure 6-1 for an example circuit driving the ADC in DESIQ Mode. A recommended part selection is using the Mini-Circuits TC1-1-13MA+ balun with Ccouple =  $0.22~\mu$ F.




Figure 6-1. Driving DESIQ Mode

In the case that only one channel is used in Non-DES Mode or that the ADC is driven in DESI or DESQ Mode, the unused analog input should be terminated to reduce any noise coupling into the ADC. See Table 6-1 for details.\* The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId, and DI instead of VinQ, DCLKQ, DQd, and DQ. Both I- and Q-channel use the same CLK.

Table 6-1. Unused Analog Input Recommended Termination

MODE	POWER DOWN	COUPLING	RECOMMENDED TERMINATION
Non-DES	Yes	AC/DC	Tie Unused+ and Unused- to Vbg
DES/Non- DES	No	DC	Tie Unused+ and Unused- to Vbg
DES/Non- DES	No	AC	Tie Unused+ to Unused-

### 6.1.1.3 FSR and the Reference Voltage

The full-scale analog differential input range ( $V_{IN\_FSR}$ ) of the ADC12D1x00RF is derived from an internal bandgap reference. In Non-ECM, this full-scale range has two settings controlled by the FSR Pin; see *Full-Scale Input Range Pin (FSR)*. The FSR Pin operates on both I- and Q-channels. In ECM, the full-scale range may be independently set for each channel through Addr:3h and Bh with 15 bits of precision; see *Memory*. The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to modify the full-scale range, and this adjustment should only be done digitally, as described.

A buffered version of the internal bandgap reference voltage is made available at the  $V_{BG}$  Pin for the user. The  $V_{BG}$  pin can drive a load of up to 80 pF and source or sink up to 100  $\mu$ A. It should be buffered if more current than this is required. This pin remains as a constant reference voltage regardless of what full-scale range is selected and may be used for a system reference.  $V_{BG}$  is a dual-purpose pin and it may also be used to select a higher LVDS output common-mode voltage; see LVDS Output Common-mode Pin (VBG).

### 6.1.1.4 Out-Of-Range Indication

Differential input signals are digitized to 12 bits, based on the full-scale range. Signal excursions beyond the full-scale range, that is, greater than  $+V_{IN\_FSR}/2$  or less than  $-V_{IN\_FSR}/2$ , will be clipped at the output. An input signal which is above the FSR will result in all 1's at the output and an input signal which is below the FSR will result in all 0's at the output. When the conversion result is clipped for the I-channel input, the Out-of-Range I-channel (ORI) output is activated such that ORI+ goes high and ORI- goes low while the signal is out of range. This output is active as long as accurate data on either or both of the buses would be outside the range of 000h to FFFh. The Q-channel has a separate ORQ which functions similarly.

## 6.1.1.5 Maximum Input Range

The recommended operating and absolute maximum input range may be found in *Recommended Operating Conditions* and *Absolute Maximum Ratings*, respectively. Under the stated allowed operating conditions, each Vin+ and Vin- input pin may be operated in the range from 0 V to 2.15 V if the input is a continuous 100% duty cycle signal and from 0 V to 2.5 V if the input is a 10% duty cycle signal. The absolute maximum input range for Vin+ and Vin- is from -0.15 V to 2.5 V. These limits apply only for input signals for which the input common-mode voltage is properly maintained.

## 6.1.1.6 AC-Coupled Input Signals

The ADC12D1x00RF analog inputs require a precise common-mode voltage. This voltage is generated on-chip when AC-coupling Mode is selected. See *AC/DC-Coupled Mode Pin (VCMO)* for more information about how to select AC-coupled Mode.

In AC-coupled Mode, the analog inputs must of course be AC-coupled. For an ADC12D1x00RF used in a typical application, this may be accomplished by on-board capacitors, as shown in Figure 6-2. For the ADC12D1600RFRB, the SMA inputs on the Reference Board are directly connected to the analog inputs on the ADC12D1600RF, so this may be accomplished by DC blocks (included with the hardware kit).

When the AC-coupled Mode is selected, an analog input channel that is not used (for example, in DES Mode) should be connected to AC ground, for example, through capacitors to ground. Do not connect an unused analog input directly to ground.




Figure 6-2. AC-Coupled Differential Input

The analog inputs for the ADC12D1x00RF are internally buffered, which simplifies the task of driving these inputs and the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to place an amplifier circuit before the ADC, care should be taken to choose an amplifier with adequate noise and distortion performance, and adequate gain at the frequencies used for the application.

### 6.1.1.7 DC-Coupled Input Signals

In DC-coupled Mode, the ADC12D1x00RF differential inputs must have the correct common-mode voltage. This voltage is provided by the device itself at the  $V_{CMO}$  output pin. TI recommends using this voltage because the  $V_{CMO}$  output potential will change with temperature and the common-mode voltage of the driving device should track this change. Full-scale distortion performance falls off as the input common-mode voltage deviates from  $V_{CMO}$ . Therefore, TI recommends keeping the input common-mode voltage within 100 mV of  $V_{CMO}$  (typical), although this range may be extended to ±150 mV (maximum). See  $V_{CMI}$  in *Electrical Characteristics: Analog Input/Output and Reference* and ENOB vs.  $V_{CMI}$  in *Typical Characteristics*. Performance in AC- and DC-coupled Mode are similar, provided that the input common-mode voltage at both analog inputs remains within 100 mV of  $V_{CMO}$ .

## 6.1.1.8 Single-Ended Input Signals

The analog inputs of the ADC12D1x00RF are not designed to accept single-ended signals. The best way to handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-transformer, as shown in Figure 6-3.




Figure 6-3. Single-Ended to Differential Conversion Using a Balun

When selecting a balun, it is important to understand the input architecture of the ADC. The impedance of the analog source should be matched to the ADC12D1x00RF's ON-chip  $100-\Omega$  differential input termination resistor. The range of this termination resistor is specified as  $R_{IN}$  in *Electrical Characteristics: Analog Input/Output and Reference*.

## 6.1.2 The Clock Inputs

The ADC12D1x00RF has a differential clock input, CLK+ and CLK-, which must be driven with an AC-coupled, differential clock signal. This provides the level shifting necessary to allow for the clock to be driven with LVDS, PECL, LVPECL, or CML levels. The clock inputs are internally terminated to  $100-\Omega$  differential and self-biased. This section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.

## 6.1.2.1 CLK Coupling

The clock inputs of the ADC12D1x00RF must be capacitively coupled to the clock pins as indicated in Figure 6-4.




Figure 6-4. Differential Input Clock Connection

The choice of capacitor value will depend on the clock frequency, capacitor component characteristics and other system economic factors. For example, on the ADC12D1600RFRB, the capacitors have the value  $C_{couple} = 4.7$  nF which yields a highpass cutoff frequency,  $f_c = 677.2$  kHz.

### 6.1.2.2 CLK Frequency

Although the ADC12D1x00RF is tested and its performance is ensured with a differential 1- or 1.6-GHz sampling clock, it will typically function well over the input clock frequency range; see  $f_{CLK}(min)$  and  $f_{CLK}(max)$  in *Electrical Characteristics: AC*. Operation up to  $f_{CLK}(max)$  is possible if the maximum ambient temperatures indicated are not exceeded. Operating at sample rates above  $f_{CLK}(max)$  for the maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the fact that higher sample rates results in higher power consumption and die temperatures. If  $f_{CLK} < 300$  MHz, enable LFS in the Control Register (Addr: 0h, Bit 8).

### 6.1.2.3 CLK Level

The input clock amplitude is specified as  $V_{IN\_CLK}$  in *Electrical Characteristics: Sampling Clock*. Input clock amplitudes above the max  $V_{IN\_CLK}$  may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 2047/2048 when both input pins are at the same potential. Insufficient input clock levels will result in poor dynamic performance. Both of these results may be avoided by keeping the clock input amplitude within the specified limits of  $V_{IN\_CLK}$ .

### 6.1.2.4 CLK Duty Cycle

The duty cycle of the input clock signal can affect the performance of any A/D converter. The ADC12D1x00RF features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the Dual-Edge Sampling (DES) Mode.

#### 6.1.2.5 CLK Jitter

High speed, high performance ADCs such as the ADC12D1x00RF require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$t_{J(MAX)} = (V_{IN(P-P)}/V_{FSR}) \times (1/(2^{(N+1)} \times \pi \times f_{IN}))$$

### where

- t<sub>J(MAX)</sub> is the rms total of all jitter sources in seconds
- V<sub>IN(P-P)</sub> is the peak-to-peak analog input signal
- V<sub>FSR</sub> is the full-scale range of the ADC
- "N" is the ADC resolution in bits and f<sub>IN</sub> is the maximum input frequency, in Hertz, at the ADC analog input.

 $t_{J(MAX)}$  is the square root of the sum of the squares (RSS) of the jitter from all sources, including: the ADC input clock, system, input signals and the ADC itself. Because the effective jitter added by the ADC is beyond user control, TI recommends keeping the sum of all other externally added jitter to a minimum.

## 6.1.2.6 CLK Layout

The ADC12D1x00RF clock input is internally terminated with a trimmed  $100-\Omega$  resistor. The differential input clock line pair should have a characteristic impedance of  $100~\Omega$  and (when using a balun), be terminated at the clock source in that  $(100~\Omega)$  characteristic impedance.

It is a good practice to keep the ADC input clock line as short as possible, tightly coupled, keep it well away from any other signals, and treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.

### 6.1.3 The LVDS Outputs

The Data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI communications standards compliant due to the low 1.9-V supply used on this chip. These outputs should be terminated with a  $100-\Omega$  differential resistor placed as closely to the receiver as possible. If the  $100-\Omega$  differential resistance is built in to the receiver, then an externally placed resistor is not necessary. This section covers common-mode and differential voltage, and data rate.

### 6.1.3.1 Common-Mode and Differential Voltage

The LVDS outputs have selectable common-mode and differential voltage, V<sub>OS</sub> and V<sub>OD</sub>; see *Electrical Characteristics: Digital Control and Output Pin.* See *Output Control and Adjust* for more information.

Selecting the higher  $V_{OS}$  will also increase  $V_{OD}$  slightly. The differential voltage,  $V_{OD}$ , may be selected for the higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be realized with the lower  $V_{OD}$ . This will also result in lower power consumption. If the LVDS lines are long and/or the system in which the ADC12D1x00RF is used is noisy, it may be necessary to select the higher  $V_{OD}$ .

### 6.1.3.2 Output Data Rate

The data is produced at the output at the same rate it is sampled at the input. The minimum recommended input clock rate for this device is  $f_{CLK(MIN)}$ ; see *Electrical Characteristics: AC*. However, it is possible to operate the device in 1:2 Demux Mode and capture data from just one 12-bit bus, for example, just DI (or DId) although both DI and DId are fully operational. This will decimate the data by two and effectively halve the data rate.

### 6.1.3.3 Terminating Unused LVDS Output Pins

If the ADC is used in Non-Demux Mode, then only the DI and DQ data outputs will have valid data present on them. The DId and DQd data outputs may be left not connected; if unused, they are internally tristated.

Similarly, if the Q-channel is powered-down (that is, PDQ is logic-high), the DQ data output pins, DCLKQ and ORQ may be left not connected.

### 6.1.4 Synchronizing Multiple ADC12D1x00RFS in a System

The ADC12D1x00RF has two features to assist the user with synchronizing multiple ADCs in a system; AutoSync and DCLK Reset. The AutoSync feature is new and designates one ADC12D1x00RF as the Master ADC and other ADC12D1x00RFs in the system as Slave ADCs. The DCLK Reset feature performs the same function as the AutoSync feature, but is the first generation solution to synchronizing multiple ADCs in a system; it is disabled by default. For the application in which there are multiple Master and Slave ADC12D1x00RFs in a system, AutoSync may be used to synchronize the Slave ADC12D1x00RFs to each respective Master ADC12D1x00RF and the DCLK Reset may be used to synchronize the Master ADC12D1x00RFs to each other.

If the AutoSync or DCLK Reset feature is not used, see Table 6-2 for recommendations about terminating unused pins.

Table 6-2. Unused AutoS	ync and DCLK Reset Pin					
Recommendation						

PINS	UNUSED TERMINATION
RCLK+/-	Do not connect.
RCOUT1+/-	Do not connect.
RCOUT2+/-	Do not connect.
DCLK_RST+	Connect to GND through 1-kΩ resistor.
DCLK_RST-	Connect to $V_A$ through 1-k $\Omega$ resistor.

## 6.1.4.1 AutoSync Feature

AutoSync is a new feature which continuously synchronizes the outputs of multiple ADC12D1x00RFs in a system. The feature may be used to synchronize the DCLK and data outputs of one or more Slave ADC12D1x00RFs to one Master ADC12D1x00RF. Several advantages of this feature include: no special synchronization pulse required, any upset in synchronization is recovered upon the next DCLK cycle, and the Master/Slave ADC12D1x00RFs may be arranged as a binary tree so that any upset will quickly propagate out of the system.

An example system is shown below in Figure 6-5 which consists of one Master ADC and two Slave ADCs. For simplicity, only one DCLK is shown; in reality, there is DCLKI and DCLKQ, but they are always in phase with one another.




Figure 6-5. AutoSync Example

To synchronize the DCLK (and Data) outputs of multiple ADCs, the DCLKs must transition at the same time, as well as be in phase with one another. The DCLK at each ADC is generated from the CLK after some latency, plus  $t_{\text{OD}}$  minus  $t_{\text{AD}}$ . Therefore, in order for the DCLKs to transition at the same time, the CLK signal must reach each ADC at the same time. To tune out any differences in the CLK path to each ADC, the  $t_{\text{AD}}$  adjust feature may be used. However, using the  $t_{\text{AD}}$  adjust feature will also affect when the DCLK is produced at the output. If the device is in Demux Mode, then there are four possible phases which each DCLK may be generated on because the typical CLK = 1GHz and DCLK = 250 MHz for this case. The RCLK signal controls the phase of the DCLK, so that each Slave DCLK is on the same phase as the Master DCLK.

The AutoSync feature may only be used through the Control Registers. For more information, see AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (SNAA073).

## 6.1.4.2 DCLK Reset Feature

The DCLK reset feature is available through ECM, but it is disabled by default. DCLKI and DCLKQ are always synchronized, by design, and do not require a pulse from DCLK\_RST to become synchronized.

The DCLK\_RST signal must observe certain timing requirements, which are shown in Figure 4-5 of the Timing Diagrams. The DCLK\_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These timing specifications are listed as t<sub>PWR</sub>, t<sub>SR</sub> and t<sub>HR</sub> and may be found in *Electrical Characteristics: AC*.

The DCLK\_RST signal can be asserted asynchronously to the input clock. If DCLK\_RST is asserted, the DCLK output is held in a designated state (logic-high) in Demux Mode; in Non-Demux Mode, the DCLK continues to function normally. Depending upon when the DCLK\_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK\_RST signal is deasserted, there are  $t_{\text{SYNC_DLY}}$  CLK cycles of systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other ADC12D1x00RFs in the system. For 90° Mode (DDRPh = logic-high), the synchronizing edge occurs on the rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK\_RST is released. For 0° Mode (DDRPh = logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of  $t_{\text{OD}}$ .

For both Demux and Non-Demux Modes, there is some uncertainty about how DCLK comes out of the reset state for the first DCLK\_RST pulse. For the second (and subsequent) DCLK\_RST pulses, the DCLK will come out of the reset state in a known way. Therefore, if using the DCLK Reset feature, TI recommends applying one "dummy" DCLK\_RST pulse before using the second DCLK\_RST pulse to synchronize the outputs. This recommendation applies each time the device or channel is powered-on.

When using DCLK\_RST to synchronize multiple ADC12D1x00RFs, it is required that the Select Phase bits in the Control Register (Addr: Eh, Bits 3,4) be the same for each Master ADC12D1x00RF.

## 6.1.5 Recommended System Chips

TI recommends these other chips including temperature sensors, clocking devices, and amplifiers to support the ADC12D1x00RF in a system design.

## 6.1.5.1 Temperature Sensor

The ADC12D1x00RF has an on-die temperature diode connected to pins Tdiode+/- which may be used to monitor the die temperature. TI also provides a family of temperature sensors for this application which monitor different numbers of external devices, see Table 6-3.

 NUMBER OF EXTERNAL DEVICES MONITORED
 RECOMMENDED TEMPERATURE SENSOR

 1
 LM95235

 2
 LM95213

 4
 LM95214

**Table 6-3. Temperature Sensor Recommendation** 

The temperature sensor (LM95235/13/14) is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface that can monitor the temperature of one, two, or four remote diodes as well as its own temperature. It can be used to accurately monitor the temperature of up to one, two, or four external devices such as the ADC12D1x00RF, a FPGA, other system components, and the ambient temperature.

The temperature sensor reports temperature in two different formats for 127.875°C/–128°C range and 0°/255°C range. It has a Sigma-Delta ADC core which provides the first level of noise immunity. For improved performance in a noisy environment, the temperature sensor includes programmable digital filters for Remote Diode temperature readings. When the digital filters are invoked, the resolution for the Remote Diode readings increases to 0.03125°C. For maximum flexibility and best accuracy, the temperature sensor includes offset registers that allow calibration for other types of diodes.

Diode fault detection circuitry in the temperature sensor can detect the absence or fault state of a remote diode: whether D+ is shorted to the power supply, D- or ground, or floating.

In the following typical application, the LM95213 is used to monitor the temperature of an ADC12D1x00RF as well as an FPGA, see Figure 6-6. If this feature is unused, the Tdiode+/- pins may be left floating.




Figure 6-6. Typical Temperature Sensor Application

## 6.1.5.2 Clocking Device

The clock source can be a PLL/VCO device such as the LMX2531LQxxxx family of products. The specific device should be selected according to the desired ADC sampling clock frequency. The ADC12D1600RFRB uses the LMX2531LQ1570E, with the ADC clock source provided by the Aux PLL output. Other devices which may be considered based on clock source, jitter cleaning, and distribution purposes are the LMK01XXX, LMK02XXX, LMK03XXX, and LMK04XXX product families.

### 6.1.5.3 Amplifiers for the Analog Input

The following amplifiers can be used for ADC12D1x00RF applications which require DC coupled input or signal gain, neither of which can be provided with a transformer coupled input circuit:

**BANDWIDTH AMPLIFIER BRIEF FEATURES** LMH3401 7 GHz Fixed gain, single-ended to differential conversion LMH5401 8 GHz Configurable gain, single-ended to differential conversion LMH6401 4.5 GHz Digital variable controlled gain Configurable gain LMH6554 2.8 GHz LMH6555 1.2 GHz Fixed gain

Table 6-4. Amplifier Recommendations

## 6.1.5.4 Balun Recommendations for Analog Input

The following baluns are recommended for the ADC12D1x00RF for applications which require no gain. When evaluating a balun for the application of driving an ADC, some important qualities to consider are phase error and magnitude error.

Table 6-5. Balun Recommendations

BALUN	BANDWIDTH
Mini Circuits TC1-1- 13MA+	4.5 - 3000 MHz
Anaren B0430J50100A00	400 - 3000 MHz
Mini Circuits ADTL2- 18	30 - 1800 MHz

## 6.2 Typical Application

The ADC12D1600RF can be used to directly sample a signal in the RF frequency range for downstream processing. The wide input bandwidth, buffered input, high sampling rate and make ADC12D1600RF ideal for RF sampling applications.




Figure 6-7. Simplified Schematic

## 6.2.1 Design Requirements

In this example ADC12D1600RF will be used to sample signals in DES mode and Non-Des mode. The design parameters are listed Table 6-6.

**Table 6-6. Design Parameters** 

PARAMETER	EXAMPLE VALUE (Non-DESI mode)	EXAMPLE VALUE (DESI mode)
Signal center frequency	1800 MHz	1000 MHz
Signal bandwidth	100 MHz	75 MHz
ADC sampling Rate	1600 MSPS	3200 MSPS
Signal nominal amplitude	-7 dBm	-7 dBm
Signal maximum amplitude	6 dBm	6 dBm
Minimum SNR (in BW of interest)	48 dBc	45 dBc
Minimum THD (in BW of interest)	-54 dBc	-58 dBc
Minimum SFDR (in BW of interest)	52 dBc	46 dBc

## 6.2.2 Detailed Design Procedure

Use the step described below to design the RF receiver:

- Select the appropriate mode of operation (DES mode or Non-DES mode).
- Use the input signal frequency to select an appropriate sampling rate.
- Select the sampling rate so that the input signal is within the Nyquist zone and away from any harmonics and interleaving tones.
- Select the system components such as clocking device, amplifier for analog input and Balun according to sampling frequency and input signal frequency.
- See Clocking Device for the recommended clock sources.
- See Amplifiers for the Analog Input for recommended analog amplifiers.
- See Balun Recommendations for Analog Input for recommended Balun components.
- Select the bandpass filters and limiter components based on the requirement to attenuate the unwanted input signals.

## 6.2.3 Application Curves

Figure 6-8 and Figure 6-9 show an RF signal at 1797.97 MHz captured at a sample rate of 1600 MSPS in Non-DES mode and an RF signal at 997.97 MHz sample at an effective sample rate of 3200 MSPS in DES mode.




Table 6-7. ADC12D1600RF Performance for Single Tone Signal at 1797.97 MHz in Non-DES Mode

PARAMETER	VALUE
SNR	49.7 dBc
SFDR	54 dBc
THD	-65.5 dBc
SINAD	49.7 dBc
ENOB	7.9 bits

Table 6-8. ADC12D1600RF Performance for Single Tone Signal at 997.97 MHz in DES Mode

PARAMETER	VALUE
SNR	47.5 dBc
SFDR	50 dBc
THD	-61.4 dBc
SINAD	47.3 dBc
ENOB	7.5 bits

## 7 Power Supply Recommendations

## 7.1 System Power-on Considerations

Data-converter-based systems draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10-µF capacitor must be placed within one inch (2.5 cm) of the device power pins for each supply voltage. A 0.1-µF capacitor must be placed as close as possible to each supply pin, preferably within 0.5 cm. Leadless chip capacitors are preferred due to their low-lead inductance.

As is the case with all high-speed converters, the ADC12D1600RF device must be assumed to have little power supply noise-rejection. Any power supply used for digital circuitry in a system where a large amount of digital power is consumed must not be used to supply power to the ADC12D1600RF device. If not a dedicated supply, the ADC supplies must be the same supply used for other analog circuitry.

There are a couple important topics to consider associated with the system power-on event including configuration and calibration, and the Data Clock.

## 7.1.1 Power-on, Configuration, and Calibration

Following the application of power to the ADC12D1x00RF, several events must take place before the output from the ADC12D1x00RF is valid and at full performance; at least one full calibration must be executed with the device configured in the desired mode.

Following the application of power to the ADC12D1x00RF, there is a delay of  $t_{CalDly}$  and then the Power-on Calibration is executed. This is why TI recommends setting the CalDly Pin through an external pullup or pulldown resistor. This ensures that the state of that input will be properly set at the same time that power is applied to the ADC and  $t_{CalDly}$  will be a known quantity. For the purpose of this section, it is assumed that CalDly is set as recommended.

The Control Bits or Pins must be set or written to configure the ADC12D1x00RF in the desired mode. This must take place through either Extended Control Mode or Non-ECM (Pin Control Mode) before subsequent calibrations will yield an output at full performance in that mode. Some examples of modes include DES and Non-DES Mode, Demux and Non-demux Mode, and Full-Scale Range.

The simplest case is when device is in Non-ECM and the Control Pins are set by pullup and pulldown resistors, see Figure 7-1. For this case, the settings to the Control Pins ramp concurrently to the ADC voltage. Following the delay of  $t_{CalDly}$  and the calibration execution time,  $t_{CAL}$ , the output of the ADC12D1x00RF is valid and at full performance. If it takes longer than  $t_{CalDly}$  for the system to stabilize at its operating temperature, TI recommends executing an on-command calibration at that time.

Another case is when the FPGA configures the Control Pins (Non-ECM) or writes to the SPI (ECM), see Figure 7-2. It is always necessary to comply with the Operating Ratings and Absolute Maximum ratings, that is, the Control Pins may not be driven below the ground or above the supply, regardless of what the voltage currently applied to the supply is. Therefore, it is not recommended to write to the Control Pins or SPI before power is applied to the ADC12D1x00RF. As long as the FPGA has completed writing to the Control Pins or SPI, the Power-on Calibration will result in a valid output at full performance. Once again, if it takes longer than  $t_{CalDly}$  for the system to stabilize at its operating temperature, TI recommends executing an on-command calibration at that time.

Due to system requirements, it may not be possible for the FPGA to write to the Control Pins or SPI before the Power-on Calibration takes place, see Figure 7-3. It is not critical to configure the device before the Power-on Calibration, but it is critical to realize that the output for such a case is not at its full performance. Following an On-command Calibration, the device will be at its full performance.




Figure 7-1. Power-On With Control Pins Set by Pullup and Pulldown Resistors




Figure 7-2. Power-On With Control Pins Set by FPGA Pre-Power-On Cal




Figure 7-3. Power-On With Control Pins Set by FPGA Post-Power-On Cal

## 7.1.2 Power-on and Data Clock (DCLK)

Many applications use the DCLK output for a system clock. For the ADC12D1x00RF, each I- and Q-channel has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered-down or the DCLK Reset feature is used while the device is in Demux Mode. As the supply to the ADC12D1x00RF ramps, the DCLK also comes up, see this example from the ADC12D1600RFRB: Figure 7-4. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below the low end of operating supply range of the ADC12D1x00RF, the DCLK is already fully operational.




Figure 7-4. Supply and DCLK Ramping

## 7.2 Supply Voltage

The ADC12D1600RF device is specified to operate with nominal supply voltages of 1.9 V (VA, VTC, VE and VDR). For detailed information regarding the operating voltage minimums and maximums see Section 4.3.

The voltage on a pin (except VinI+/- and VinQ+/-), including a transient basis, must not have a voltage that is in excess of the supply voltage or below ground by more than 150 mV. A pin voltage that is higher than the supply or that is below ground can be a problem during start-up and shutdown of power. Ensure that the supplies to circuits driving any of the input pins, analog or digital, do not rise faster than the voltage at the ADC12D1600RF power pins.

The values in Section 4.1 must be strictly observed including during power up and power down. A power supply that produces a voltage spike at power turnon, turnoff, or both can destroy the ADC12D1600RF device. Many linear regulators produce output spiking at power on unless there is a minimum load provided. Active devices draw very little current until the supply voltages reach a few hundred millivolts. The result can be a turnon spike that destroys the ADC12D1600RF device, unless a minimum load is provided for the supply. A  $100-\Omega$  resistor at the regulator output provides a minimum output current during power up to ensure that no turnon spiking occurs. Whether a linear or switching regulator is used, TI recommends using a soft-start circuit to prevent overshoot of the supply.



## 8 Layout

## 8.1 Layout Guidelines

### 8.1.1 Power Planes

All supply buses for the ADC should be sourced from a common linear voltage regulator. This ensures that all power buses to the ADC are turned on and off simultaneously. This single source will be split into individual sections of the power plane, with individual decoupling and connection to the different power supply buses of the ADC. Due to the low voltage but relatively high supply current requirement, the optimal solution may be to use a switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply voltage by a linear regulator. See the documentation provided for the ADC12D1600RFRB for additional details on specific regulators that are recommended for this configuration.

Power for the ADC should be provided through a broad plane which is located on one layer adjacent to the ground planes. Placing the power and ground planes on adjacent layers will provide low impedance decoupling of the ADC supplies, especially at higher frequencies. The output of a linear regulator should feed into the power plane through a low impedance multi-via connection. The power plane should be split into individual power peninsulas near the ADC. Each peninsula should feed a particular power bus on the ADC, with decoupling for that power bus connecting the peninsula to the ground plane near each power/ground pin pair. Using this technique can be difficult on many printed circuit CAD tools. To work around this, 0- $\Omega$  resistors can be used to connect the power source net to the individual nets for the different ADC power buses. As a final step, the 0- $\Omega$  resistors can be removed and the plane and peninsulas can be connected manually after all other error checking is completed.

## 8.1.2 Bypass Capacitors

The general recommendation is to have one 100-nF capacitor for each power/ground pin pair. The capacitors should be surface mount multi-layer ceramic chip capacitors similar to Panasonic part number ECJ-0EB1A104K.

## 8.1.3 Ground Planes

Grounding should be done using continuous full ground planes to minimize the impedance for all ground return paths, and provide the shortest possible image/return path for all signal traces.

## 8.1.4 Power System Example

The ADC12D1600RFRB uses continuous ground planes (except where clear areas are needed to provide appropriate impedance management for specific signals), see Figure 8-1. Power is provided on one plane, with the 1.9-V ADC supply being split into multiple zones or peninsulas for the specific power buses of the ADC. Decoupling capacitors are connected between these power bus peninsulas and the adjacent ground planes using vias. The capacitors are located as close to the individual power/ground pin pairs of the ADC as possible. In most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.




Figure 8-1. Power and Grounding Example

72



# 8.2 Layout Example

Figure 8-2 and Figure 8-3 show layout example plots. Figure 8-4 show a typical stack up for a 10 layer board.




Figure 8-2. ADC12D1600RF Layout Example 1 – Top Side and Inner Layers





Figure 8-3. ADC12D1600RF Layout Example 1 - Bottom Side and Inner Layers



1/2 oz. Copper on L1, L3, L6, L8, L10 1 oz. Copper on L2, L4, L5, L7, L9

100  $\Omega$ , Differential Signaling and 50  $\Omega$  Single ended on SIG Layers Low loss dielectric adjacent very high speed trace layers Finished thickness 0.0620" including plating and solder mask

Figure 8-4. ADC12D1600RF Typical Stackup – 10-Layer Board

## 8.3 Thermal Management

The Heat Slug Ball Grid Array (HSBGA) package is a modified version of the industry standard plastic BGA (Ball Grid Array) package. Inside the package, a copper heat spreader cap is attached to the substrate top with exposed metal in the center top area of the package. This results in a 20% improvement (typical) in thermal performance over the standard plastic BGA package.




Figure 8-5. HSBGA Conceptual Drawing

The center balls are connected to the bottom of the die by vias in the package substrate, Figure 8-5. This gives a low thermal resistance between the die and these balls. Connecting these balls to the PCB ground planes with a low thermal resistance path is the best way dissipate the heat from the ADC. These pins should also be connected to the ground plane through a low impedance path for electrical purposes. The direct connection to the ground planes is an easy method to spread heat away from the ADC. Along with the ground plane, the parallel power planes will provide additional thermal dissipation.

The center ground balls should be soldered down to the recommended ball pads (see AN-1126 (SNOA021)). These balls will have wide traces which in turn have vias which connect to the internal ground planes, and a bottom ground pad/pour if possible. This ensures a good ground is provided for these balls, and that the optimal heat transfer will occur between these balls and the PCB ground planes.

In spite of these package enhancements, analysis using the standard JEDEC JESD51-7 four-layer PCB thermal model shows that ambient temperatures must be limited to 70/77°C to ensure a safe operating junction temperature for the ADC12D1x00RF. However, most applications using the ADC12D1x00RF will have a printed-circuit-board (PCB) which is more complex than that used in JESD51-7. Typical circuit boards will have more layers than the JESD51-7 (eight or more), several of which will be used for ground and power planes. In those applications, the thermal resistance parameters of the ADC12D1x00RF and the circuit board can be used to determine the actual safe ambient operating temperature up to a maximum of 85°C.

Three key parameters are provided to allow for modeling and calculations. Because there are two main thermal paths between the ADC die and external environment, the thermal resistance for each of these paths is provided.  $\theta_{JC1}$  represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package.  $\theta_{JC2}$  represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package. The final parameter is the allowed maximum junction temperature,  $T_{J}$ .

In other applications, a heat sink or other thermally conductive path can be added to the top of the HSBGA package to remove heat. In those cases,  $\theta_{JC1}$  can be used along with the thermal parameters for the heat sink or other thermal coupling added. Representative heat sinks which might be used with the ADC12D1x00RF include the Cool Innovations p/n 3-1212XXG and similar products from other vendors. In many applications, the PCB will provide the primary thermal path conducting heat away from the ADC package. In those cases,  $\theta_{JC2}$  can be used in conjunction with PCB thermal modeling software to determine the allowed operating conditions that will maintain the die temperature below the maximum allowable limit. Additional dissipation can be achieved by coupling a heat sink to the copper pour area on the bottom side of the PCB.

Typically, dissipation will occur through one predominant thermal path. In these cases, the following calculations can be used to determine the maximum safe ambient operating temperature for the ADC12D1000RF, for example:

$$T_{J} = T_{A} + P_{D} \times (\theta_{JC} + \theta_{CA}) \tag{2}$$

$$T_{J} = T_{A} + P_{C(MAX)} \times (\theta_{JC} + \theta_{CA})$$
(3)

For  $\theta_{JC}$ , the value for the primary thermal path in the given application environment should be used ( $\theta_{JC1}$ or  $\theta_{IC2}$ ).  $\theta_{CA}$  is the thermal resistance from the case to ambient, which would typically be that of the heat sink used. Using this relationship and the desired ambient temperature, the required heat sink thermal resistance can be found. Alternately, the heat sink thermal resistance can be used to find the maximum ambient temperature. For more complex systems, thermal modeling software can be used to evaluate the PCB system and determine the expected junction temperature given the total system dissipation and ambient temperature.

76

## 9 Device and Documentation Support

## 9.1 Device Support

### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES. EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 9.1.2 Device Nomenclature

#### 9.1.2.1 Specification Definitions

**APERTURE (SAMPLING) DELAY** is the amount of delay, measured from the sampling edge of the CLK input, after which the signal present at the input pin is sampled inside the device.

**APERTURE JITTER (t<sub>AJ</sub>)** is the variation in aperture delay from sample-to-sample. Aperture jitter can be effectively considered as noise at the input.

**CODE ERROR RATE (CER)** is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of 10<sup>-18</sup> corresponds to a statistical error in one word about every 31.7 years for the ADC12D1600RF.

**CLOCK DUTY CYCLE** is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB. It is measured at the relevant sample rate,  $f_{CLK}$ , with  $f_{IN} = 1$ MHz sine wave.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and states that the converter is equivalent to a perfect ADC of this many (ENOB) number of bits.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors. The Positive Gain Error is the Offset Error minus the Positive Full-Scale Error. The Negative Gain Error is the Negative Full-Scale Error minus the Offset Error. The Gain Error is the Negative Full-Scale Error; it is also equal to the Positive Gain Error plus the Negative Gain Error.

**GAIN FLATNESS** is the measure of the variation in gain over the specified bandwidth. For example, for the ADC12D1600RF, from D.C. to Fs/2 is to 800 MHz for the Non- DES Mode and from D.C. to Fs/2 is 1600 MHz for the DES Mode.

**INTEGRAL NON-LINEARITY (INL)** is a measure of worst case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used.

**INSERTION LOSS** is the loss in power of a signal due to the insertion of a device, for example, the ADC12D1x00RF, expressed in dB.

**INTERMODULATION DISTORTION (IMD)** is a measure of the near-in 3rd order distortion products  $(2f_2 - f_1, 2f_1 - f_2)$  which occur when two tones which are close in frequency  $(f_1, f_2)$  are applied to the ADC input. It is measured from the input tone's level to the higher of the two distortion products (dBc) or simply the level of the higher of the two distortion products (dBFS).

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{FS} / 2^N$  (4)

where  $V_{FS}$  is the differential full-scale amplitude  $V_{IN\_FSR}$  as set by the FSR input and "N" is the ADC resolution in bits, which is 12 for the ADC12D1x00RF.

**LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE (V<sub>ID</sub> and V<sub>OD</sub>)** is two times the absolute value of the difference between the V<sub>D</sub>+ and V<sub>D</sub>- signals; each signal measured with respect to Ground. V<sub>OD</sub> peak is V<sub>OD,P</sub>= (V<sub>D</sub>+ - V<sub>D</sub>-) and V<sub>OD</sub> peak-to-peak is V<sub>OD,P-P</sub>=  $2^*(V_D+ - V_D-)$ ; for this product, the V<sub>OD</sub> is measured peak-to-peak.




Figure 9-1. LVDS Output Signal Levels

**LVDS OUTPUT OFFSET VOLTAGE (V<sub>OS</sub>)** is the midpoint between the D+ and D- pins output voltage with respect to ground; that is,  $[(V_D+) + (V_D-)]/2$ . See Figure 9-1.

**MISSING CODES** are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL-SCALE ERROR (NFSE)** is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential  $-V_{IN}/2$  with the FSR pin low. For the ADC12D1x00RF the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**NOISE FLOOR DENSITY** is a measure of the power density of the noise floor, expressed in dBFS/Hz and dBm/Hz. '0 dBFS' is defined as the power of a sinusoid which precisely uses the full-scale range of the ADC.

**NOISE POWER RATIO (NPR)** is the ratio of the sum of the power inside the notched bins to the sum of the power in an equal number of bins outside the notch, expressed in dB.

**OFFSET ERROR (V<sub>OFF</sub>)** is a measure of how far the mid-scale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 2047.5.

**OUTPUT DELAY (t\_{OD})** is the time delay (in addition to Latency) after the rising edge of CLK+ before the data update is present at the output pins.

**OVER-RANGE RECOVERY TIME** is the time required after the differential input voltages goes from ±1.2V to 0V for the converter to recover and make a conversion with its rated accuracy.

**PIPELINE DELAY (LATENCY)** is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. The data lags the conversion by the Latency plus the  $t_{\rm OD}$ .

**POSITIVE FULL-SCALE ERROR (PFSE)** is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential  $+V_{IN}/2$ . For the ADC12D1x00RF the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

**SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD)** is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding DC.

**SPURIOUS-FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding DC.

 $\theta_{JA}$  is the thermal resistance between the junction to ambient.

 $\theta_{JC1}$  represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package.

 $\theta_{JC2}$  represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 
$$20 \times \log \sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$
 (5)

where  $A_{f1}$  is the RMS power of the fundamental (output) frequency and  $A_{f2}$  through  $A_{f10}$  are the RMS power of the first 9 harmonic frequencies in the output spectrum.

- **Second Harmonic Distortion (2nd Harm)** is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.
- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.

# 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation, see the following:

- AN-1126 BGA (Ball Grid Array), SNOA021
- AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature, SNAA073

# 9.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ADC12D1000RF	Click here	Click here	Click here	Click here	Click here	
ADC12D1600RF	Click here	Click here	Click here	Click here	Click here	

### 9.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

<u>Design Support</u> *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 9.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 9.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ADC12D1000RFIUT/NO.A	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	Yes	SNAG	Level-3-250C-168 HR	-40 to 85	ADC12D1000RFIUT
ADC12D1000RFIUT/NOPB	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	Yes	SNAG	Level-3-250C-168 HR	-40 to 85	ADC12D1000RFIUT
ADC12D1600RFIUT	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	No	SNPB	Level-3-220C-168 HR	-40 to 85	ADC12D1600RFIUT
ADC12D1600RFIUT.A	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	No	SNPB	Level-3-220C-168 HR	-40 to 85	ADC12D1600RFIUT
ADC12D1600RFIUT/NO.A	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	Yes	SNAG	Level-3-250C-168 HR	-40 to 85	ADC12D1600RFIUT
ADC12D1600RFIUT/NOPB	Active	Production	BGA (NXA)   292	40   JEDEC TRAY (10+1)	Yes	SNAG	Level-3-250C-168 HR	-40 to 85	ADC12D1600RFIUT

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025


### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
ADC12D1000RFIUT/ NO.A	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15
ADC12D1000RFIUT/ NOPB	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15
ADC12D1600RFIUT	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15
ADC12D1600RFIUT.A	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15
ADC12D1600RFIUT/ NO.A	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15
ADC12D1600RFIUT/ NOPB	NXA	BGA	292	40	4 X 10	150	322.6	135.9	7620	29.2	26.1	24.15





### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025