

■ [Order](#page-90-0) $\overline{\mathbf{R}}$ Now

[ADC12J1600](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600), [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700)

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

Support & **[Community](#page-90-0)**

 22

具有集成 **DDC** 的 **ADC12Jxx00 12** 位 **1.6** 或 **2.7GSPS ADC**

Technical [Documents](#page-90-0)

1 特性

- 出色的噪声和线性性能,最高可达 F_{IN} = 3GHz 以 上
- 可配置数字下变频器 (DDC)
- 抽取因数范围为 4 至 32 (复杂基带输出)
- 旁路模式适用于整个奈奎斯特输出带宽
- 在 4x 抽取率和 2700MSPS 条件下, 可用输出带宽为 540MHz
- 在 4x 抽取率和 1600MSPS 条件下, 可用输出带宽为 320MHz
- • 在 32x 抽取率和 2700MSPS 条件下, 可用输出带宽为 67.5MHz
- 在 32x 抽取率和 1600MSPS 条件下, 可用输出带宽为 40MHz
- 低引脚数目 JESD204B 子类 1 接口
- 自动优化输出通道计数
- 嵌入式低延迟信号范围指示
- 低功耗
- • 主要规格:
	- 最大采样率:1600 或 2700MSPS
	- 最小采样率:1000MSPS
	- DDC 输出字大小:15 位复数(共 30 位)
	- 旁路输出字大小:12 位偏移二进制数
	- 噪底:–147.3dBFS/Hz (ADC12J2700)
	- 噪底:–145dBFS/Hz (ADC12J1600)
	- 三阶互调失真 (IMD3):−64dBc(−13dBFS 时, $F_{IN} = 2140MHz \pm 30MHz$
	- 全功率带宽 (FPBW) (-3dB):3.2GHz))
	- 峰值噪声功率比 (NPR):46dB
	- 电源电压:1.9V 和 1.2V
	- 功耗
		- 旁路 (2700MSPS):1.8W
		- 旁路 (1600MSPS):1.6W
		- 断电模式:< 50mW
- **2** 应用
- 无线基础设施

Tools & **[Software](#page-90-0)**

- RF 采样软件定义无线电
- 宽带微波回程
- 军用通信
- 通信情报
- 雷达和激光雷达
- 电缆数据服务接口规范 (DOCSIS)/电缆基础设施
- 测试和测量

3 说明

ADC12J1600 和 ADC12J2700 器件为宽带采样和数字 调谐器件。德州仪器 (TI) 的千兆次采样模数转换器 (ADC) 技术支持采用射频直接对大范围频谱采样。集 成 DDC(数字下变频器)可进行数字滤波和下变频转 换。所选频率块适用于 JESD204B 串行接口。数据以 基带 15 位复数信息形式输出,以减轻下游处理压力。 根据数字下变频器 (DDC) 抽取率和链接输出率设置, 该数据将通过串行接口的 1 至 5 通道输出。

DDC 旁路模式还支持输出全速率 12 位原始 ADC 数 据。此运行模式需要 8 个串行输出通道。

ADC12J1600 和 ADC12J2700 器件采用 68 引脚超薄 四方扁平无引线 (VQFN) 封装。该器件的工业环境运 行温度范围为 –40°C ≤ T_A ≤ 85°C。

器件信息**[\(1\)](#page-0-0)**

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

目录

4 修订历史记录

 $\overline{2}$

Changes from Revision A (February 2014) to Revision B Page

EXAS

5 Pin Configuration and Functions

DNC = Make no external connection

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Texas
Instruments

www.ti.com.cn ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

Pin Functions (continued)

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700) ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Texas
Instruments

Pin Functions (continued)

www.ti.com.cn ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

Pin Functions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

The soldering process must comply with TI's Reflow Temperature Profile specifications. Refer to [www.ti.com/packaging.](http://www.ti.com/packaging)⁽¹⁾⁽²⁾⁽³⁾

(1) Reflow temperature profiles are different for lead-free and non-lead-free packages.
(2) Stresses beyond those listed under Absolute Maximum Ratings may cause permar (2) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(4) The analog inputs are protected as in the following circuit. Input-voltage magnitudes beyond the *Absolute Maximum Ratings* may damage this device.

(5) When the input voltage at any pin (other than VIN+ or VIN–) exceeds the power supply limits (that is, less than GND or greater than VA19), the current at that pin must be limited to 25 mA. The 100-mA maximum package input current rating limits the number of pins that can safely exceed the power supplies. This limit is not placed upon the power pins or thermal pad (GND).

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

All voltages are measured with respect to $GND = 0$ V, unless otherwise specified.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/cn/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN full scale range at default setting (725 mV_{PP}), VIN = -1 dBFS, differential AC-coupled sinewave input clock, $f_{(DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$

(1) To ensure accuracy, the VA19, VA12, and VD12 pins are required to be well bypassed. Each supply pin must be decoupled with one or more bypass capacitors.

(2) Interleave related fixed frequency spurs at f_S / 4 and f_S / 2 are excluded from all SNR, SINAD, ENOB and SFDR specifications. The magnitude of these spurs is provided separately.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

(3) Magnitude of reported tones in output spectrum of ADC core. This tone will only be present in the DDC output for specific Decimation and NCO settings. Careful frequency planning can be used to intentionally place unwanted tones outside the DDC output spectrum.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

(4) This parameter is specified by design and is not tested in production.
(5) This parameter is specified by design, characterization, or both and is

This parameter is specified by design, characterization, or both and is not tested in production.

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN full scale range at default setting (725 mV_{PP}), VIN = –1 dBFS, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

(6) The digital control pin capacitances are die capacitances only and is in addition to package and bond-wire capacitance of approximately 0.4 pF.

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2 V$, $V_{(VA19)} = 1.9 V$, VIN full scale range at default setting (725 mV_{PP}), VIN = -1 dBFS, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, R_(RBIAS) = 3.3 kΩ ±0.1%, after a foreground (FG) mode calibration with timing calibration enabled. Typical values are at $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$ $T_A = 25^{\circ}C^{(1)(2)}$

6.6 Timing Requirements

(1) Unless otherwise specified, delays quoted are exact un-rounded functional delays (assuming zero propagation delay).

Timing Requirements (continued)

(2) The values given are functional delays only. Additional propagation delay of 0 to 3 clock cycles will be present.

(3) This parameter must be met to achieve deterministic alignment of the data frame and NCO phase to other similar devices. If this

parameter is not met the device will still function correctly but will not be aligned to other devices.

(4) This parameter is specified by design, characterization, or both and is not tested in production.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

NSTRUMENTS

EXAS

Timing Requirements (continued)

(5) This parameter is specified by design and is not tested in production.

6.7 Internal Characteristics

(1) Unless otherwise specified, delays quoted are exact un-rounded functional delays (assuming zero propagation delay).

(2) The values given are functional delays only. Additional propagation delay of 0 to 3 clock cycles will be present.

6.8 Switching Characteristics

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{\text{(DEVCLK)}}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{\sf (RBIAS)}$ = 3.3 kΩ ±0.1%, after a foreground mode calibration with timing calibration enabled. Typical values are at T_A = 25°C.

XAS STRUMENTS

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700)

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

6.9 Typical Characteristics

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBiAs)} = 3.3$ k Ω ±0.1%, after a Foreground mode calibration with Timing Calibration enabled. T_A = 25°C. V_I = -1 dBFS.

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^\circ \text{C}$. V_I = –1 dBFS.

XAS STRUMENTS

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700)

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Typical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^{\circ}\text{C}$. V_I = -1 dBFS.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Typical Characteristics (continued)

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^{\circ}\text{C}$. V_I = –1 dBFS.

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^{\circ}\text{C}$. $V_I = -1 \text{ dBFS}$.

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 k\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25°C$. V_I = -1 dBFS.

Unless otherwise noted, these specifications apply for $V_{(VA12)} = V_{(VD12)} = 1.2$ V, $V_{(VA19)} = 1.9$ V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{(DEVCLK)} = 2.7$ or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^\circ \text{C}$. V_I = –1 dBFS.

Unless otherwise noted, these specifications apply for V_(VA12) = V_(VD12) = 1.2 V, V_(VA19) = 1.9 V, VIN FSR (AC coupled) = Default setting, differential AC-coupled sinewave input clock, $f_{\rm (DEVCLK)}$ = 2.7 or 1.6 GHz at 0.5 V_{PP} with 50% duty cycle, $R_{(RBIAS)} = 3.3 \text{ k}\Omega \pm 0.1\%$, after a Foreground mode calibration with Timing Calibration enabled. $T_A = 25^\circ \text{C}$. V_I = –1 dBFS.

Texas **NSTRUMENTS**

7 Detailed Description

7.1 Overview

The ADC12J1600 and ADC12J2700 devices are an ultra-wideband sampling and digital tuning subsystem. The devices combine a very-wideband and high sampling-rate ADC front-end with a configurable digital-down conversion block. This combination provides the necessary features to facilitate the development of flexible software-defined radio products for a wide range of communications applications.

The ADC12J1600 and ADC12J2700 devices are based on an ultra high-speed ADC core. The core uses an interleaved calibrated folding and interpolating architecture that results in very high sampling rate, very good dynamic performance, and relatively low-power consumption. This ADC core is followed by a configurable DDC block which is implemented on a small geometry CMOS. The DDC block provides a range of decimation settings that allow the product to work in ultra-wideband, wideband, and more-narrow-band receive systems. The output data from the DDC block is transmitted through a JESD204B-compatible multi-lane serial-output system. This system minimizes the number of data pairs required to convey the output data to the downstream processing circuitry.

7.2 Functional Block Diagram

Functional Block Diagram (continued)

Figure 63. DDC Details Block Diagram

7.3 Feature Description

7.3.1 Signal Acquisition

The analog input is sampled on the rising edge of CLK and the digital equivalent of that data is available in the serialized datastream $t_{(LAT)}$ or $t_{(LAT)DC}$ input clock cycles later.

The ADC12J1600 and ADC12J2700 devices convert as long as the input clock signal is present. The fullydifferential comparator design and the innovative design of the sample-and-hold amplifier, together with calibration, enables very good performance at input frequencies beyond 3 GHz. The ADC12J1600 and ADC12J2700 data is output on a high-speed serial JESD204B interface.

7.3.2 The Analog Inputs

A differential input signal must be used to drive the ADC12J1600 and ADC12J2700 devices. Operation with a single-ended signal is not recommended as performance suffers. The input signals can be either be AC coupled or DC coupled. The analog inputs are internally connected to the V_{CMO} bias voltage. When DC-coupled input signals are used, the common mode voltage of the applied signal must meet the device Input common mode requirements. See V_{CMI} in the *[Recommended](#page-8-0) Operating Conditions* table.

The full-scale input range for each converter can be adjusted through the serial interface. See the *Full [Scale](#page-34-2) [Range](#page-34-2) Adjust* section.

The buffered analog inputs simplify the task of driving these inputs and the RC pole that is generally used at sampling ADC inputs is not required. If an amplifier circuit before the ADC is desired, use care when selecting an amplifier with adequate noise and distortion performance and adequate gain at the frequencies used for the application. If gain is not required, a balun (balanced-to-unbalanced transformer) is generally used to provide single ended (SE) to differential conversion.

The input impedance of VIN \pm consists of two 50- Ω resistors in series between the inputs and a capacitance from each of these inputs to ground. A resistance of approximately 20 k Ω exists from the center point of the 50- Ω resistors to the on-chip V_{CMO} providing self-biasing for AC-coupled applications.

Performance is good in both DC-coupled mode and AC coupled mode, provided the common-mode voltage at the analog input is within specifications.

NSTRUMENTS

Feature Description (continued)

7.3.2.1 Input Clamp

The ADC12J1600 and ADC12J2700 maximum DC input voltage is limited to the range 0 to 2 V to prevent damage to the device. To help maintain these limits, an active input clamping circuit is incorporated which sources or sinks input currents up to ±50 mA. The clamping circuit is enabled by default and is controlled via the Input Clamp EN bit (register 0x034, bit 5). The protection provided by this circuit is limited as follows:

- Shunt current-clamping is only effective for non-zero source impedances.
- At frequencies above 3 GHz the clamping is ineffective because of the finite turn-on and turn-off time of the switch.

With these limitations in mind, analysis has been done to determine the allowable input signal levels as a function of input frequency when the Input Clamp is enabled, assuming the source impedance matches the input impedance of the device (100-Ω differential). This information is incorporated in the *Absolute [Maximum](#page-7-1) Ratings* table.

7.3.2.2 AC Coupled Input Usage

The easiest way to accomplish SE-to-differential conversion for AC-coupled signals is with an appropriate balun.

Figure 64. Single-Ended-to-Differential Signal Conversion With a Balun

[Figure](#page-31-0) 64 shows a generic depiction of a SE-to-differential signal conversion using a balun. The circuitry specific to the balun depends on the type of balun selected and the overall board layout. TI recommends that the system designer contact the manufacturer of the selected balun to aid in designing the best performing single-ended to differential conversion circuit using that particular balun.

When selecting a balun, understanding the input architecture of the ADC is important. Specific balun parameters must be considered. The balun must match the impedance of the analog source to the on-chip 100-Ω differential input termination of the ADC12J1600 and ADC12J2700 devices. The range of this input termination resistor is described in the *Electrical [Characteristics](#page-8-2)* table as the specification R_{ID}.

Also, as a result of the ADC architecture, the phase and amplitude balance are important. The lowest possible phase and amplitude imbalance is desired when selecting a balun. The phase imbalance must be no more than ±2.5° and the amplitude imbalance must be limited to less than 1 dB at the desired input frequency range.

Finally, when selecting a balun, the voltage standing-wave ratio (VSWR), bandwidth, and insertion loss of the balun must also be considered. The VSWR aids in determining the overall transmission line termination capability of the balun when interfacing to the ADC input. The insertion loss must be considered so that the signal at the balun output is within the specified input range of the ADC as described in the *[Electrical](#page-8-2) [Characteristics](#page-8-2)* table as the specification V_{ID} .

[Table](#page-31-1) 1 lists the recommended baluns for specific signal frequency ranges.

Table 1. Balun Recommendations

7.3.2.3 DC Coupled Input Usage

When a DC-coupled signal source is used, the common mode voltage of the applied signal must be within a specified range (V_{CMI}). To achieve this range, the common mode of the driver should be based on the VCMO output provided for this purpose.

Full-scale distortion performance degrades as the input common-mode voltage deviates from VCMO. Therefore, maintaining the input common-mode voltage within the V_{CMI} range is important.

[Table](#page-32-0) 2 lists the recommended amplifiers for DC-coupled usage or if AC-coupling with gain is required.

Table 2. Amplifier Recommendations

7.3.2.4 Handling Single-Ended Input Signals

The ADC12J1600 and ADC12J2700 devices have no provision to adequately process single-ended input signals. The best way to handle single-ended signals is to convert these signals to balanced differential signals before presenting the signals to the ADC.

7.3.3 Clocking

The ADC12J1600 and ADC12J2700 devices have a differential clock input, DEVCLK+ and DEVCLK–, that must be driven with an AC-coupled differential clock-signal. The clock inputs are internally terminated and biased. The input clock signal must be capacitively coupled to the clock pins as shown in [Figure](#page-32-1) 65.

Figure 65. Differential Sample-Clock Connection

The differential sample-clock line pair must have a characteristic impedance of 100 Ω and must be terminated at the clock source of that 100-Ω characteristic impedance. The input clock line must be as short and direct as possible. The ADC12J1600 and ADC12J2700 clock input is internally terminated with an untrimmed 100-Ω resistance.

Insufficient input clock levels results in poor dynamic performance. Excessively-high input-clock levels can cause a change in the analog-input offset voltage. To avoid these issues, maintain the input clock level within the range specified in the *Electrical [Characteristics](#page-8-2)* table.

The low times and high times of the input clock signal can affect the performance of any ADC. The ADC12J1600 and ADC12J2700 devices feature a duty-cycle clock-correction circuit which maintains performance over temperature. The ADC meets the performance specification when the input clock high times and low times are maintained as specified in the *Electrical [Characteristics](#page-8-2)* table.

ISTRUMENTS

High-speed high-performance ADCs such as the ADC12J1600 and ADC12J2700 devices require a very-stable input clock-signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution or ENOB (effective number of bits), maximum ADC input frequency, and the input signal amplitude relative to the ADC input full-scale range. Use [Equation](#page-33-0) 1 to calculate the maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR.

$$
RMS_{tot(J)} = \frac{V_{FSR}}{V_{I(PP)}} \times \frac{1}{\left(2^{(n+1)} \times \pi \times F_{IN}\right)}
$$

where

- $RMS_{tot(J)}$ is the RMS total of all jitter sources in seconds
- $V_{I(PP)}$ is the peak-to-peak analog input signal
- V_{FSR} is the full-scale range of the ADC
- n is the ADC resolution in bits
- F_{IN} is the maximum input frequency, in Hertz, at the ADC analog input (1)

Note that the maximum jitter previously described is the root sum square (RSS) of the jitter from all sources, including that from the clock source, the jitter added by noise coupling at board level and that added internally by the ADC clock circuitry, in addition to any jitter added to the input signal. Because the effective jitter added by the ADC is beyond user control, the best option is to minimize the jitter from the clock source, the sum of the externally-added input clock jitter and the jitter added by any circuitry to the analog signal.

Input clock amplitudes above those specified in the *[Recommended](#page-8-0) Operating Conditions* table can result in increased input-offset voltage. Increased input-offset voltage causes the converter to produce an output code other than the expected 2048 when both input pins are at the same potential.

7.3.4 Over-Range Function

To ensure that system-gain management has the quickest-possible response time, a low-latency configurable over-range function is included. The over-range function works by monitoring the raw 12-bit samples exiting the ADC module. The upper 8 bits of the magnitude of the ADC data are checked against two programmable thresholds, OVR_T0 and OVR_T1. The following table lists how a raw ADC value is converted to an absolute value for a comparison of the thresholds.

If the upper 8 bits of the absolute value equal or exceed the OVR_T0 or OVR_T1 threshold during the monitoring period, then the over-range bit associated with the threshold is set to 1, otherwise the over-range bit is 0. The resulting over-range bits are embedded into the complex output data samples and output on OR_T0 and OR_T1. [Table](#page-33-1) 3 lists the outputs, related data samples, threshold settings and the monitoring period equation.

(1) OVR_N is the monitoring period register setting.

Table 4. Over-Range Monitoring Period

Typically, the OVR_T0 threshold can be set near the full-scale value (228 for example). When the threshold is triggered, a typical system can turn down the system gain to avoid clipping. The OVR_T1 threshold can be set much lower. For example, the OVR_T1 threshold can be set to 64 (−12 dBFS). If the input signal is strong, the OVR_T1 threshold is tripped occasionally. If the input is quite weak, the threshold is never tripped. The downstream logic device monitors the OVR_T1 bit. If OVR_T1 stays low for an extended period of time, then the system gain can be increased until the threshold is occasionally tripped (meaning the peak level of the signal is above −12 dBFS).

The OR T0 threshold is embedded as the LSB along with the upper 15 bits of every complex I sample. The OR_T1 threshold is embedded as the LSB along with the upper 15 bits of every complex Q sample.

7.3.5 ADC Core Features

7.3.5.1 The Reference Voltage

The reference voltage for the ADC12J1600 and ADC12J2700 devices is derived from an internal bandgap reference. A buffered version of the reference voltage is available at the VBG pin for user convenience. This output has an output-current capability of ±100 μA. The VBG output must be buffered if more current is required. No provision exists for the use of an external reference voltage, but the full-scale input voltage can be adjusted through the full-scale-range register settings.

7.3.5.2 Common-Mode Voltage Generation

The internal reference voltage is used to generate a stable common-mode voltage reference for the analog Inputs and the DEVCLK and SYSREF differential-clock inputs.

7.3.5.3 Bias Current Generation

An external bias resistor, in combination with the on-chip voltage reference is used to provide an accurate and stable source of bias currents for internal circuitry. Using an external accurate resistor minimizes variation in device power consumption and performance.

7.3.5.4 Full Scale Range Adjust

The ADC input full-scale range can be adjusted through the GAIN FS register setting (registers 0x022 and 0x023). The adjustment range is approximately 500 mV_{PP} to 950 mV_{PP}. The full-scale range adjustment is useful for matching the input-signal amplitude to the ADC full scale, or to match the full-scale range of multiple ADCs when developing a multi-converter system.

7.3.5.5 Offset Adjust

The ADC-input offset voltage can be adjusted through the OFFSET FS register setting (registers 0x025 and 0x026). The adjustment range is approximately 28 mV to –28 mV differential.

NOTE

Offset adjust has no effect when background calibration mode is enabled.

7.3.5.6 Power-Down

The power-down bit (PD) allows the ADC12J1600 and ADC12J2700 devices to be entirely powered down. The serial data output drivers are disabled when PD is high. When the device returns to normal operation, the JESD204 link must be re-established, and the ADC pipeline and decimation filters contain meaningless information and must be flushed.

7.3.5.7 Built-In Temperature Monitor Diode

A built-in thermal monitoring diode junction is made available on the TDIODE+ and TDIODE– pins. This diode facilitates temperature monitoring and characterization of the device in higher ambient temperature environments. While the on-chip diode is not highly characterized, the diode can be used effectively by performing a baseline measurement at a known ambient or board temperature with the device in power-down (PD) mode. Recommended monitoring ICs include the LM95233 device and similar remote-diode temperature monitoring products from Texas Instruments.

7.3.6 Digital Down Converter (DDC)

The digitized data is the input to the digital down-converter block. This block provides frequency conversion and decimation filtering to allow a specific range of frequencies to be selected and output in the digital data stream.

7.3.6.1 NCO/Mixer

The DDC contains a complex numerically-controlled oscillator and a complex mixer. The oscillator generates a complex exponential sequence shown in [Equation](#page-35-1) 2.

x[n] = e^{jωn}

(2)

The frequency (ω) is specified by the a 32-bit register setting. The complex exponential sequence is multiplied by the real input from the ADC to mix the desired carrier down to 0 Hz.

7.3.6.2 NCO Settings

7.3.6.2.1 NCO Frequency Phase Selection

Within the DDC, eight different frequency and phase settings are always available for use. Each of the eight settings uses a different phase accumulator within the NCO. Because all eight phase accumulators are continuously running independently, rapid switching between different NCO frequencies is possible allowing rapid tuning of different signals.

The specific frequency-phase pair in use is selected through either the NCO x input pins, or the NCO SEL configuration bits (register 0x20D, bits 2:0). The CFG_MODE bit (register 0x20C, bit 0) is used to choose whether the input pins or selection bits are used. When the CFG_MODE bit is set to 0, the NCO_x input pins select the active NCO frequency and phase setting. When the CFG_MODE bit is set to 1, the NCO_SEL register settings select the active NCO frequency and phase setting.

The frequency for each phase accumulator is programmed independently through the NCO_FREQn (and optionally NCO_RDIV) settings. The phase offset for each accumulator is programmed independently through the NCO_PHASEn register settings.

7.3.6.2.2 NCO_0, NCO_1, and NCO_2 (NCO_x)

When the CFG_MODE bit is set to 0, the state of these three inputs determines the active NCO frequency and phase accumulator settings.

7.3.6.2.3 NCO_SEL Bits (2:0)

When the CFG MODE bit is set to 1, the state of these register bits determines the active NCO frequency and phase accumulator settings.

[ADC12J1600](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600), [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700) www.ti.com.cn ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

7.3.6.2.4 NCO Frequency Setting (Eight Total)

7.3.6.2.4.1 Basic NCO Frequency-Setting Mode

In basic NCO frequency-setting mode, the NCO frequency setting is set by the 32-bit register value, NCO_FREQn (n = preset 0 trough 7, see the *NCO [Frequency](#page-79-0) (Preset x) Register* section).

 $(n = 0 - 7) f_{(NCO)} = NCO_FREAD \times 2^{-32} \times f_{(DEVCLK)}$ (3)

NOTE

Changing the register setting after the JESD204B interface is running results in nondeterministic NCO phase. If deterministic phase is required, the JESD204B link must be re-initialized after changing the register setting. See the *Multiple ADC [Synchronization](#page-47-0)* section.

7.3.6.2.4.2 Rational NCO Frequency Setting Mode

In basic NCO frequency mode, the frequency step size is very small and many frequencies can be synthesized, but sometimes an application requires very specific frequencies that fall between two frequency steps. For example with $f_{\tt S}$ equal to 2457.6 MHz and a desired $f_{\tt(NCO)}$ equal to 5.02 MHz the value for NCO_FREQ is 8773085.867. Truncating the fractional portion results in an $f_{(\sf NCO)}$ equal to 5.0199995 MHz, which is not the desired frequency.

To produce the desired frequency, the NCO_RDIV parameter is used to force the phase accumulator to arrive at specific frequencies without error. First, select a frequency step size $(f_{(STEP)})$ that is appropriate for the NCO frequency steps required. The typical value of $f_{(STEP)}$ is 10 kHz. Next, program the NCO_RDIV value according to [Equation](#page-36-0) 4.

$$
NCO_R DIV = \frac{\left(\frac{f_{(DEVCLK)}}{f_{(STEP)}}\right)}{128}
$$

(4)

(5)

(7)

The result of [Equation](#page-36-0) 4 must be an integer value. If the value is not an integer, adjust either of the parameters until the result in an integer value.

For example, select a value of 1920 for NCO_RDIV.

NOTE

NCO_RDIV values larger than 8192 can degrade the NCO SFDR performance and are not recommended.

Now use [Equation](#page-36-1) 5 to calculate the NCO_FREQ register value.

 $($ NCO $_$ RDIV $\,$

$$
NCO_FREG = round \times \left(\frac{2^{25} \times N}{NCO_RDIV}\right)
$$

Alternatively, the following equations can be used:

$$
N = \frac{f_{(NCO)}}{f_{(STEP)}}
$$

NCO_FREQ = round \times $\left(\frac{2^{25} \times N}{NCO_FUV}\right)$ (6)

STRUMENTS

XAS

Table 5. Common NCO_RDIV Values (For 10-kHz Frequency Steps)

7.3.6.2.5 NCO Phase-Offset Setting (Eight Total)

The NCO phase-offset setting is set by the 16-bit register value NCO_PHASEn (n = preset 0 trough 7, see the *NCO Phase (Preset x) [Register](#page-80-0)* section). The value is left-justified into a 32-bit field and then added to the phase accumulator.

Use [Equation](#page-37-0) 8 to calculate the phase offset in radians.

NCO_PHASEn $\times 2^{-16} \times 2 \times \pi$ $e^{-16} \times 2 \times \pi$ (8)

NOTE

Changing the register setting after the JESD204B interface is running results in nondeterministic NCO phase. If deterministic phase is required, the JESD204B link must be re-initialized after changing the register setting. See *Multiple ADC [Synchronization](#page-47-0)*.

7.3.6.2.6 Programmable DDC Delay

The DDC Filter elements incorporate a programmable sample delay. The delay can be programmed from 0 to (decimation setting – 0.5) ADC sample periods. The delay step-size is 0.5 ADC sample periods. The delay settings are programmed through the DDC_DLYn parameter.

Table 6. Programmable DDC Delay Range

7.3.6.3 Decimation Filters

The decimation filters are arranged to provide a programmable overall decimation of 4, 8, 10, 16, 20, or 32. The input and output of each filter is complex. The output data consists of 15-bit complex baseband information. [Table](#page-38-0) 7 lists the effective output sample rates.

Table 7. Output Sample Rates

For maximum efficiency a group of high speed filter blocks are implemented with specific blocks used for each decimation setting. The first table below describes the combination of filter blocks used for each decimation setting. The next table lists the coefficient details and decimation factor of each filter block.

Table 8. Decimation Mode Filter Usage

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700) ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Texas
Instruments

Table 9. Filter Coefficient Details

Table 9. Filter Coefficient Details (continued)

7.3.6.4 DDC Output Data

The DDC output data consist of 15-bit complex data plus the two over-range threshold-detection control bits. The following table lists the data format:

7.3.6.5 Decimation Settings

7.3.6.5.1 Decimation Factor

The decimation setting is adjustable over the following settings:

- Bypass no decimation
- Decimate-by-4
- Decimate-by-8
- Decimate-by-10
- Decimate-by-16
- Decimate-by-20
- Decimate-by-32

NOTE

Because the output format is complex I+Q, the effective output bandwidth is approximately two-times the value for a *real* output with the same decimation factor.

7.3.6.5.2 DDC Gain Boost

The DDC gain boost (register 0x200, bit 4) provides additional gain through the DDC block. With a setting of 1 the final filter has 6.02-dB gain. With a setting of 0, the final filter has a 0-dB gain. This setting is recommended when the NCO is set near DC.

7.3.7 Data Outputs

The data outputs (DSx±) are very high-speed differential outputs and conform to the JESD204B JEDEC standard. A CML (current-mode logic)-type output driver is used for each output pair. Output pre-emphasis is adjustable to compensate for longer PCB-trace lengths.

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

7.3.7.1 The Digital Outputs

The ADC12J1600 and ADC12J2700 output data is transmitted on up to eight high-speed serial-data lanes. The output data from the ADC or DDC is formatted to the eight lanes, 8b10b encoded, and serialized. Up to four different serial output rates are possible depending on the decimation mode setting: 1x, 1.25x, 2x, and 2.5x. In 1x mode, the output serializers run at the same bit rate as the frequency of the applied DEVCLK. In 1.25x mode, the output serializers run at a bit rate that is 1.25-times that of the applied DEVCLK, and so on. For example, for a 1.6-GHz input DEVCLK, the output rates are 1.6 Gbps in 1x mode, 2 Gbps in 1.25x mode, 3.2 Gbps in 2x mode and 4 Gbps in 2.5x mode.

7.3.7.2 JESD204B Interface Features and Settings

7.3.7.2.1 Scrambler Enable

Scrambling randomizes the 8b10b encoded data, spreading the frequency content of the data interface. This reduces the peak EMI energy at any given frequency reducing the possibility of feedback to the device inputs impacting performance. The scrambler is disabled by default and is enabled via SCR (register 0x201, bit 7).

7.3.7.2.2 Frames Per Multi-Frame (K-1)

The frames per multi-frame (K) setting can be adjusted within constraints that are dependant on the selected decimation (D) and serial rate (DDR) settings. The K-minus-1 (KM1) register setting (register 0x201, bits 6:2) must be one less than the desired K setting.

7.3.7.2.3 DDR

The serial rate can be either $1f_{(CLK)}$ (DDR = 0) or $2f_{(CLK)}$ (DDR = 1).

7.3.7.2.4 JESD Enable

The JESD interface must be disabled (JESD_EN is set to 0) while any of the other JESD parameters are changed. While JESD_EN is set 0 the block is held in reset and the serializers are powered down. The clocks for this section are also gated off to further save power. When the parameters have been set as desired the JESD block can be enabled (JESD_EN is set to 1).

7.3.7.2.5 JESD Test Modes

Several different JESD204B test modes are available to assist in link verification and debugging. The list of modes follows.

NOTE

PRBS test signals are output directly, without 8b10b encoding.

- Normal operation
- PRBS7 test mode
- PRBS15 test mode
- PRBS23 test mode
- Ramp test mode
- Short or long transport-layer test mode
- D_{21.5} test mode
- K28.5 test mode
- Repeated ILA test mode
- Modified RPAT test mode
- Serial-outputs differential 0 test mode
- Serial-outputs differential 1 test mode

7.3.7.2.6 Configurable Pre-Emphasis

The high-speed serial-output drivers incorporate a configurable pre-emphasis feature. This feature allows the output drive waveform to be optimized for different PCB materials and signal transmission distances. The preemphasis setting is adjusted through the serializer pre-emphasis setting in register 0x040, bits 3 to 0. The default setting is 4d. Higher values will increase the pre-emphasis to compensate for more lossy PCB materials. This adjustment is best used in conjunction with an eye-diagram analysis capability in the receiver. The pre-emphasis setting should be adjusted to optimize the eye-opening for the hardware configuration and line rates needed.

7.3.7.2.7 Serial Output-Data Formatting

Output data is generated by the DDC then formatted according to the selected decimation and output rate settings. When less than the maximum of eight lanes are active, lanes are disabled beginning with the highest numerical lanes. For example when only two lanes are active, lanes 0 and 1 are active, while all higher lanes are inactive.

Table 10. Parameter Definitions

Table 11. Serial Link Parameters(1)

(1) In all modes: $HD = 0$ and $CF = 0$

 (2) x = times (for example, $2x = 2$ -times)

DECIMATI
FACTOR

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

20 | 1 | 0 | 15 | 1 | 16 | 1 | 4 | 2 | 1 | 4 | 8-32 | 2x 32 | 0 | 0 | 15 | 1 | 16 | 2 | 16 | 2 | 5 | 1 | 2-32 | 1x 32 | 0 | 1 | 15 | 1 | 16 | 1 | 4 | 2 | 1 | 1 | 5-32 | 1.25x 32 | 1 | 0 | 15 | 1 | 16 | 1 | 32 | 2 | 5 | 1 | 1-32 | 2x

Table 11. Serial Link Parameters[\(\)](#page-43-0) (continued)

Output data is formatted in a specific optimized fashion for each decimation and DDR setting combination. For bypass mode (decimation = 1) the 12-bit offset binary values are mapped to the 8-bit characters. For the DDC mode the 16-bit values (15-bit complex data plus 1 bit OR_Tn) are mapped to the 8-bit characters. The following tables list the specific mapping formats. In all mappings the T or tail bits are 0 (zero).

Table 12. Bypass Mode, No Decimation, DDR = 1, P54 = 0, LMF = 8,8,8

Table 13. Bypass Mode, No Decimation, DDR = 1, P54 = 0, Composite View of Interleaved Converters

www.ti.com.cn ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

Table 14. Decimate-by-4, DDR = 1, P54 = 0, LMF = 5,2,4

Table 15. Decimate-by-4, DDR = 1, P54 = 1, LMF = 4,2,2

Table 16. Decimate-by-8, DDR = 0, P54 = 0, LMF = 5,2,4

Table 17. Decimate-by-8, DDR = 0, P54 = 1, LMF = 4,2,2

Table 18. Decimate-by-8, DDR = 1, P54 = 0, LMF = 3,2,8

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

RUMENTS

XAS

Table 20. Decimate-by-10, DDR = 0, P54 = 0, LMF = 4,2,2

Table 21. Decimate-by-10, DDR = 1, P54 = 0, LMF = 2,2,2

Table 22. Decimate-by-16, DDR = 0, P54 = 0, LMF = 3,2,8

Table 23. Decimate-by-16, DDR = 0, P54 = 1, LMF = 2,2,2

Table 24. Decimate-by-16, DDR = 1, P54 = 0, LMF = 2,2,16

www.ti.com.cn ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017

Table 25. Decimate-by-16, DDR = 1, P54 = 1, LMF = 1,2,4

Table 26. Decimate-by-20, DDR = 0, P54 = 0, LMF = 2,2,2

Table 27. Decimate-by-20, DDR = 1, P54 = 0, LMF = 1,2,2

Table 28. Decimate-by-32, DDR = 0, P54 = 0, LMF = 2,2,16

Table 29. Decimate-by-32, DDR = 0, P54 = 1, LMF = 1,2,4

Table 30. Decimate-by-32, DDR = 1, P54 = 0, LMF = 1,2,32

The formatted data is 8b10b encoded and output on the serial lanes. The 8b10b encoding provides a number of specific benefits, including:

- Standard encoding format. Therefore the IP is readily available in off-the-shelf FPGAs and ASIC building blocks.
- Inherent DC balance allows AC coupling of lanes with small on-chip capacitors
- Inherent error checking

7.3.7.2.8 JESD204B Synchronization Features

The JESD204B standard defines methods for synchronization and deterministic latency in a multi-converter system. These devices are a JESD204B Subclass 1 device and conforms to the various aspects of link operation as described in section 5.3.3 of the JESD204B standard. The specific signals used to achieve link operation are described briefly in the following sections.

7.3.7.2.9 SYSREF

The SYSREF is a periodic signal which is sampled by the device clock, and is used to align the boundary of the local multi-frame clock inside the data converter. SYSREF

is required to be a sub-harmonic of the LMFC internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency as determined by the selected DDC decimation and frames per multi-frame settings. This clock is typically in the range of 10 MHz to 300 MHz. See the *Multiple ADC [Synchronization](#page-47-0)* section for more details on SYSREF timing requirements.

7.3.7.2.10 SYNC~

SYNC~ is asserted by the receiver to initiate a synchronization event.

Single ended and differential SYNC~ inputs are provided. The SYNC_DIFFSEL bit (register 0x202, bit 6) is used to select which input is used. Using the single ended SYNC~ input is recommended, as this frees the differential SYNC~/TMST input pair for use in the Time Stamp function. To assert SYNC~, a logic low is applied. To deassert SYNC~ a logic high is applied.

7.3.7.2.11 Time Stamp

When configured through the TIME_STAMP_EN register setting (register 0x050, bit 5), the SYNC~ differential input (pins 22 and 23) can be used as a time-stamp input. The time-stamp feature enables the user to capture the timing of an external trigger event relative to the sampled signal. When enabled, the LSB of the 12-bit ADC digital output captures the trigger information. In effect, the 12-bit converter becomes an 11-bit converter and the LSB acts as a 1-bit converter with the same latency as the 11-bit converter. The trigger must be applied to the differential SYNC~/TMST inputs. The trigger can be asynchronous to the ADC sampling clock and is sampled at approximately the same time as the analog input.

7.3.7.2.12 Code-Group Synchronization

Code-group synchronization is achieved using the following process:

- The receiver issues a synchronization request through the SYNC~ input
- The transmitter issues a stream of K28.5 symbols
- The receiver synchronizes and waits for correct reception of at least 4 consecutive K symbols
- The receiver deactivates the synchronization request
- Upon detecting that the receiver has deactivated the SYNC~ pin, the transmitter continues emitting K symbols until the next LMFC boundary (or optionally a later LMFC boundary)
- On the first frame following the selected LMFC boundary the transmitters emit an initial lane-alignment sequence

The initial-lane alignment sequence transmitted by the ADC device is defined in additional detail in JESD204B section 5.3.3.5.

7.3.7.2.13 Multiple ADC Synchronization

The second function for the SYSREF input is to facilitate the precise synchronization of multiple ADCs in a system.

One key challenge is to ensure that this synchronization works is to ensure that the SYSREF inputs are repeatedly captured by the input CLK. Two key elements must occur for the SYSREF inputs to be captured. First, the SYSREF input must be created so that it is synchronous to the input DEVCLK, be an integer subharmonic of the multi-frame (K \times t_(FRAME)) and a repeatable and fixed-phase offset. When this constraint is achieved, repeatedly capturing SYSREF is easier. To further ease this task, the SYSREF signal is routed through a user-adjustable delay which eases the timing requirements with respect to the input DEVCLK signal. The SYSREF delay RDEL is adjusted through bits 3 through 0 in register 0x032.

As long as the SYSREF signal has a fixed timing relationship to DEVCLK, the internal delay can be used to maximize the setup and hold times between the internally delayed SYSREF and the internal DEVCLK signal. These timing relationships are listed in the *Timing [Requirements](#page-15-0)* table. To find the proper delay setting, the RDEL value is adjusted from minimum to maximum while applying SYSREF and monitoring the SysRefDet and Dirty Capture detect bits. The SysRefDet bit is set whenever a rising edge of SYSREF is detected. The Dirty Capture bit is set whenever the setup or hold time between DEVCLK and the delayed SYSREF is insufficient. The SysRefDetClr bit is used to clear the SysRefDet bit. The Clear Dirty Capture bit is used to clear that bit.

This procedure should be followed to determine the range of delay settings where a clean SYSREF capture is achieved. The delay value at the center of the clean capture range must be loaded as the final RDEL setting. [Table](#page-48-0) 31 lists a summary of the control bits that are used and the monitor bits that are read.

Table 31. SYSREF Capture Control and Status

One final aspect of multi-device synchronization relates to phase alignment of the NCO phase accumulators when DDC modes are enabled. The NCO phase accumulators are reset during the ILA phase of link startup which means that for multiple ADCs to have NCO phase alignment, all links must be enabled in the same LMFC period. Enabling all links in the same LMFC period requires synchronizing the SYNC~ de-assertion across all data receivers in the system, so that all of the SYNC~ signals are released during the same LMFC period. Using large K values and resulting longer LMFC periods will ease this task, at the expense of potentially higher latency in the receiving device.

7.4 Device Functional Modes

7.4.1 DDC Bypass Mode

In DDC bypass mode (decimation $= 1$) the raw 12 bit data from the ADC is output at the full sampling rate.

7.4.2 DDC Modes

In the DDC modes (decimation > 1) complex (I,Q) data is output at a lower sample rate as determined by the decimation factor (4, 8, 10, 16, 20, and 32).

7.4.3 Calibration

Calibration adjusts the ADC core to optimize the following device parameters:

- ADC core linearity
- ADC core-to-core offset matching
- ADC core-to-core full-scale range matching
- ADC core 4-way interleave timing

All calibration processes occur internally. Calibration does not require any external signals to be present and works properly as long as the device is maintained within the values listed in the *[Recommended](#page-8-0) Operating [Conditions](#page-8-0)* table.

Device Functional Modes (continued)

7.4.3.1 Foreground Calibration Mode

In foreground mode the calibration process interrupts normal ADC operation and no output data is available during this time (the output code is forced to a static value). The calibration process should be repeated if the device temperature changes by more than 20ºC to ensure rated performance is maintained. Foreground calibration is initiated by setting the CAL_SFT bit (register 0x050, bit 3) which is self clearing. The foreground calibration process finishes within $t_{(CAL)}$ number of DEVCLK cycles. The process occurs somewhat longer when the timing calibration mode is enabled.

NOTE

Initiating a foreground calibration asynchronously resets the calibration control logic and may glitch internal device clocks. Therefore after setting the CAL_SFT bit clearing and then setting JESD_EN is necessary. If resetting the JESD204B link is undesirable for system reasons, background calibration mode may be preferred.

7.4.3.2 Background Calibration Mode

In background mode an additional ADC core is powered-up for a total of 5 ADC cores. At any given time, one core is off-line and not used for data conversion. This core is calibrated in the background and then placed online simultaneous with another core going off-line for calibration. This process operates continuously without interrupting data flow in the application and ensures that all cores are optimized in performance regardless of any changes of temperature. The background calibration cycle rate is fixed and is not adjustable by the user.

Because of the additional circuitry active in background calibration mode, a slight degradation in performance occurs in comparison to foreground calibration mode at a fixed temperature. As a result of this degradation, using foreground calibration mode is recommended if the expected change in operating temperature is <30°C. Using background calibration mode is recommended if the expected change in operating temperature is >30°C. The exact difference in performance is dependent on the DEVCLK (sampling clock) frequency, and the analog input signal frequency and amplitude. For this reason, device and system performance should be evaluated using both calibration modes before finalizing the choice of calibration mode.

To enable the background calibration feature, set the CAL_BCK bit (register 0x057, bit 0) and the CAL_CONT bit (register 0x057, bit 1). The value written to the register 0x057 to enable background calibration is therefore 0x013h. After writing this value to register 0x057, set the CAL_SFT bit in register 0x050 to perform the one-time foreground calibration to begin the process.

NOTE

The ADC offset-adjust feature has no effect when background calibration mode is enabled.

7.4.4 Timing Calibration Mode

The timing calibration process optimizes the matching of sample timing for the 4 internally interleaved converters. This process minimize the presence of any timing related interleaving spurs in the captured spectrum. The timing calibration feature is disabled by default, but using this feature is highly recommended. To enable timing calibration, set the T_AUTO bit (register 0x066, bit 0). When this bit is set, the timing calibration performs each time the CAL_SFT bit is set.

Device Functional Modes (continued)

 (1) N/A = not applicable

7.4.5 Test-Pattern Modes

A number of device test modes are available. These modes insert known patterns of information into the device data path for assistance with system debug, development, or characterization.

7.4.5.1 ADC Test-Pattern Mode

The 12-bit ADC core has a built-in test-pattern generator. This mode is helpful for verifying the full data link from the ADC to the data receiver when in DDC bypass mode. When the test-pattern mode is enabled, the ADC output data is replaced by a pattern that repeats every two frames. The data sequence is is shown in [Table](#page-51-0) 33 (shown for default settings with foreground calibration mode).

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

NSTRUMENTS

EXAS

Table 33. ADC Test Pattern(1)

(1) When background-calibration mode is enabled, the pattern values are dynamic because the internal converter banks are output on different lanes during the calibration bank-switching process. Each converter bank has dedicated pattern values as listed in [Table](#page-51-1) 34.

Table 34. ADC Bank Pattern Values

7.4.5.2 Serializer Test-Mode Details

Test modes are enabled by setting the appropriate configuration of the JESD204B_TEST setting (Register 0x202, Bits 3:0). Each test mode is described in detail in the following sections. Regardless of the test mode, the serializer outputs are powered up based on the configuration decimation and DDR settings. The test modes should only be enabled while the JESD204B link is disabled.

Figure 66. Test-Mode Insertion Points

7.4.5.3 PRBS Test Modes

The PRBS test modes bypass the 8B10B encoder. These test modes produce pseudo-random bit streams that comply with the ITU-T O.150 specification. These bit streams are used with lab test equipment that can selfsynchronize to the bit pattern and therefore the initial phase of the pattern is not defined.

The sequences are defined by a recursive equation. For example, the PRBS7 sequence is defined as shown in [Equation](#page-52-0) 9.

 $y[n] = y[n-6]^{y[n-7]}$

where

• Bit n is the XOR of bit $[n-6]$ and bit $[n-7]$ which are previously transmitted bits (9)

Table 35. PBRS Mode Equations

The initial phase of the pattern is unique for each lane.

7.4.5.4 Ramp Test Mode

In the ramp test mode, the JESD204B link layer operates normally, but the transport layer is disabled and the input from the formatter is ignored. After the ILA sequence, each lane transmits an identical octet stream that increments from 0x00 to 0xFF and repeats.

7.4.5.5 Short and Long-Transport Test Mode

The short-transport test mode is available when the device is operated in DDC bypass mode (decimation $= 1$). The short transport pattern has a length of one frame. [Table](#page-52-1) 36 lists the formula followed by each sample of the pattern.

Table 36. Short Transport Test Pattern Definition

LID is the lane ID (0 to 7) and SID is the sample number within the frame (0 to 4). The entire pattern has a length of one frame and is listed in [Table](#page-52-2) 37.

Table 37. Short Transport Test Pattern

The long-transport test mode is available in all DDC modes (decimation > 1). Patterns are generated in accordance with the JESD204B standard and are different for each output format.

[Table](#page-53-0) 38 lists one example of the long transport test pattern:

TIME \rightarrow																							
CHAR NO.	$\bf{0}$		2		4	э	b		8		10	11	12	13	14	15	16	17	18	19	20	21	
Lane 0	0x0003		0x0002		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x0003		
Lane 1	0x0002		0x0005		0x8000		0x8000		0x8000			0x8000		0x8000		0x8000		0x8000		0x8000		0x0002	
Lane 2	0x0004		0x0002		0x8001		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x0004		
Lane 3	0x0004		0x0004		0x8000		0x8001		0x8000		0x8000		0x8000		0x8000		0x8000		0x8000		0x0004		
	Frame n		Frame n + 1		Frame $n + 2$		Frame $n + 3$			Frame $n + 4$		Frame $n + 5$	Frame $n + 6$		Frame $n + 7$		Frame $n + 8$		Frame $n + 9$		Frame $n + 10$		

Table 38. Long Transport Test Pattern - Decimate-by-4, DDR = 1, P54 = 1, K=10

If multiple devices are all programmed to the transport layer test mode (while JESD $EN = 0$), then JESD EN is set to 1, and then SYSREF is used to align the LMFC of the devices, the patterns will be aligned to the SYSREF event (within the skew budget of JESD204B). For more details see JESD204B, section 5.1.6.3.

7.4.5.6 D21.5 Test Mode

In this test mode, the controller transmits a continuous stream of D21.5 characters (alternating 0s and 1s).

7.4.5.7 K28.5 Test Mode

In this test mode, the controller transmits a continuous stream of K28.5 characters.

7.4.5.8 Repeated ILA Test Mode

In this test mode, the JESD204B link layer operates normally with one exception: when the ILA sequence completes, the sequence repeats indefinitely. Whenever the receiver issues a synchronization request, the transmitter will initiate code group synchronization. Upon completion of code group synchronization, the transmitter will repeatedly transmit the ILA sequence. If there is no active code group synchronization request at the moment the transmitter enters the test mode, the transmitter will behave as if it received one.

7.4.5.9 Modified RPAT Test Mode

A 12-octet repeating pattern is defined in INCITS TR-35-2004. The purpose of this pattern is to generate white spectral content for JESD204B compliance and jitter testing. [Table](#page-53-1) 39 lists the pattern before and after 8b10b encoding.

Table 39. Modified RPAT Pattern Values

7.5 Programming

7.5.1 Using the Serial Interface

The serial interface is accessed using the following four pins: serial clock (SCLK), serial-data in (SDI), serial-data out (SDO), and serial-interface chip-select (SCS). Registers access is enabled through the SCS pin.

- **SCS** This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.
- **SCLK** Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.
- **SDI** Each register access requires a specific 24-bit pattern at this input. This pattern consists of a readand-write (R/W) bit, register address, and register value. The data is shifted in MSB first. Setup and hold times with respect to the SCLK must be observed (see [Figure](#page-18-0) 2).
- **SDO** The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the read bit and register address portion of read bus cycles.

Each register access consists of 24 bits, as shown in [Figure](#page-18-0) 2. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be written to. During write operations, the last 8 bits are the data written to the addressed register. During read operations, the last 8 bits on SDI are ignored, and, during this time, the SDO outputs the data from the addressed register. The serial protocol details are illustrated in [Figure](#page-54-0) 67.

Figure 67. Serial Interface Protocol - Single Read / Write

Programming (continued)

7.5.1.1 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifics the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the SCS input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8 bit transfer of the streaming transaction. The ADDR_ASC bit (register 000h, bits 5 and 2) controls whether the address value ascends (increments) or descends (decrements). Streaming mode can be disabled by setting the ADDR_STATIC bit (register 010h, bit 0). The streaming mode transaction details are shown in [Figure](#page-55-0) 68.

Figure 68. Serial Interface Protocol - Streaming Read / Write

See the *[Register](#page-56-0) Map* section for detailed information regarding the registers.

NOTE

The serial interface must not be accessed during calibration of the ADC. Accessing the serial interface during this time impairs the performance of the device until the device is calibrated correctly. Writing or reading the serial registers also reduces dynamic performance of the ADC for the duration of the register access time.

7.6 Register Map

Several groups of registers provide control and configuration options for this device. Each following register description also shows the power-on reset (POR) state of each control bit.

NOTE All multi-byte registers are arranged in little-endian format (the least-significant byte is stored at the lowest address) unless explicitly stated otherwise.

Copyright © 2014–2017, Texas Instruments Incorporated

Texas **NSTRUMENTS**

Register Map (continued)

Memory Map (continued)

Register Map (continued)

Memory Map (continued)

7.6.1 Register Descriptions

7.6.1.1 Standard SPI-3.0 (0x000 to 0x00F)

Table 40. Standard SPI-3.0 Registers

7.6.1.1.1 Configuration A Register (address = 0x000) [reset = 0x3C]

All writes to this register must be a palindrome (for example: bits [3:0] are a mirror image of bits [7:4]). If the data is not a palindrome, the entire write is ignored.

Figure 69. Configuration A Register (CFGA)

Table 41. CFGA Field Descriptions

7.6.1.1.2 Configuration B Register (address = 0x001) [reset = 0x00]

Figure 70. Configuration B Register (CFGB)

Table 42. CFGB Field Descriptions

7.6.1.1.3 Device Configuration Register (address = 0x002) [reset = 0x00]

Table 43. DEVCFG Field Descriptions

7.6.1.1.4 Chip Type Register (address = 0x003) [reset = 0x03]

Figure 72. Chip Type Register (CHIP_TYPE)

Table 44. CHIP_TYPE Field Descriptions

7.6.1.1.5 Chip Version Register (address = 0x006) [reset = 0x13]

Figure 73. Chip Version Register (CHIP_VERSION)

Table 45. CHIP_VERSION Field Descriptions

7.6.1.1.6 Vendor Identification Register (address = 0x00C to 0x00D) [reset = 0x0451]

Figure 74. Vendor Identification Register (VENDOR_ID)

7.6.1.2 User SPI Configuration (0x010 to 0x01F)

Table 47. User SPI Configuration Registers

7.6.1.2.1 User SPI Configuration Register (address = 0x010) [reset = 0x00]

Bit Field Type Reset Description

15-0 VENDOR_ID R 0x0451h Always returns 0x0451 (TI Vendor ID)

Figure 75. User SPI Configuration Register (USR0)

Table 48. USR0 Field Descriptions

7.6.1.3 General Analog, Bias, Band Gap, and Track and Hold (0x020 to 0x02F)

Table 49. General Analog, Bias, Band Gap, and Track and Hold Registers

7.6.1.3.1 Power-On Reset Register (address = 0x021) [reset = 0x00]

Figure 76. Power-On Reset Register (POR)

Table 50. POR Field Descriptions

7.6.1.3.2 I/O Gain 0 Register (address = 0x022) [reset = 0x40]

Figure 77. I/O Gain 0 Register (IO_GAIN_0)

Table 51. IO_GAIN_0 Field Descriptions

7.6.1.3.3 IO_GAIN_1 Register (address = 0x023) [reset = 0x00]

Figure 78. IO_GAIN_1 Register (IO_GAIN_1)

7.6.1.3.4 I/O Offset 0 Register (address = 0x025) [reset = 0x40]

Figure 79. I/O Offset 0 Register (IO_OFFSET_0)

0x7FFF 950 mVp-p

Table 53. IO_OFFSET_0 Field Descriptions

7.6.1.3.5 I/O Offset 1 Register (address = 0x026) [reset = 0x00]

Figure 80. I/O Offset 1 Register (IO_OFFSET_1)

Table 54. IO_OFFSET_1 Field Descriptions

RUMENTS

7.6.1.4 Clock (0x030 to 0x03F)

Table 55. Clock Registers

7.6.1.4.1 Clock Generator Control 0 Register (address = 0x030) [reset = 0xC0]

Figure 81. Clock Generator Control 0 Register (CLKGEN_0)

Table 56. CLKGEN_0 Field Descriptions

EXAS **STRUMENTS**

7.6.1.4.2 Clock Generator Status Register (address = 0x031) [reset = 0x07]

Figure 82. Clock Generator Status Register (CLKGEN_1)

Table 57. CLKGEN_1 Field Descriptions

7.6.1.4.3 Clock Generator Control 2 Register (address = 0x032) [reset = 0x80]

Figure 83. Clock Generator Control 2 Register (CLKGEN_2)

Table 58. CLKGEN_2 Field Descriptions

7.6.1.4.4 Analog Miscellaneous Register (address = 0x033) [reset = 0xC3]

Table 59. ANA_MISC Field Descriptions

7.6.1.4.5 Input Clamp Enable Register (address = 0x034) [reset = 0x2F]

Figure 85. Input Clamp Enable Register (IN_CL_EN)

Table 60. IN_CL_EN Field Descriptions

7.6.1.5 Serializer (0x040 to 0x04F)

EXAS ISTRUMENTS

Table 61. Serializer Registers

7.6.1.5.1 Serializer Configuration Register (address = 0x040) [reset = 0x04]

Figure 86. Serializer configuration Register (SER_CFG)

Table 62. SER_CFG Field Descriptions

7.6.1.6 ADC Calibration (0x050 to 0x1FF)

Table 63. ADC Calibration Registers

7.6.1.6.1 Calibration Configuration 0 Register (address = 0x050) [reset = 0x06]

4 CALIBRATION_READ_WRITE_EN R/W | 0 Enables the scan register to read or write calibration vectors at

 3 $|$ CAL_SFT⁽¹⁾ $|$ R/W $|$ 0 $|$ Software calibration bit. Set bit to initiate foreground calibration.

tracking of input signal.

This bit is self-clearing.

calibration registers.

This bit resets the calibration state machine. Most calibration SPI registers are not synchronized to the calibration clock. Changing them may corrupt the calibration state machine. Always set CAL_SFT AFTER making any changes to the

Default: 0

register 0x05A. Default: 0

Figure 87. Calibration Configuration 0 Register (CAL_CFG0)

(1) IMPORTANT NOTE: Setting CAL_SFT can glitch internal state machines. The JESD_EN bit must be cleared and then set after setting CAL_SFT.

7.6.1.6.2 Calibration Configuration 1 Register (address = 0x051) [reset = 0xF4]

2-0 **RESERVED** R/W 110 Default: 110

Figure 88. Calibration Configuration 1 Register (CAL_CFG1)

Table 65. CAL_CFG1 Field Descriptions

7.6.1.6.3 Calibration Background Control Register (address = 0x057) [reset = 0x10]

Table 66. CAL_BACK Field Descriptions

7.6.1.6.4 ADC Pattern and Over-Range Enable Register (address = 0x058) [reset = 0x00]

Figure 90. ADC Pattern and Over-Range Enable Register (ADC_PAT_OVR_EN)

Table 67. ADC_PAT_OVR_EN Field Descriptions

7.6.1.6.5 Calibration Vectors Register (address = 0x05A) [reset = 0x00]

Figure 91. Calibration Vectors Register (CAL_VECTOR)

Table 68. CAL_VECTOR Field Descriptions

TRUMENTS

XAS

7.6.1.6.6 Calibration Status Register (address = 0x05B) [reset = undefined]

Table 69. CAL_STAT Field Descriptions

7.6.1.6.7 Timing Calibration Register (address = 0x066) [reset = 0x02]

Figure 93. Timing Calibration Register (T_CAL)

Table 70. CAL_STAT Field Descriptions

7.6.1.7 Digital Down Converter and JESD204B (0x200-0x27F)

Table 71. Digital Down Converter and JESD204B Registers

7.6.1.7.1 Digital Down-Converter (DDC) Control Register (address = 0x200) [reset = 0x10]

Figure 94. Digital Down-Converter (DDC) Control Register (DDC_CTRL1)

Table 72. DDC_CTRL1 Field Descriptions

(1) Decimated modes always output in signed 2s complement.

(2) The DMODE setting must only be changed when JESD_EN is 0.

7.6.1.7.2 JESD204B Control 1 Register (address = 0x201) [reset = 0x0F]

Figure 95. JESD204B Control 1 Register (JESD_CTRL1)

Table 73. JESD_CTRL1 Field Descriptions

(1) Before altering any parameters in the JESD_CTRL1 register, you must set JESD_EN to 0. When JESD_EN is 0, the block is held in reset and the serializers are powered down. The clocks are gated off to save power.

 $\overline{}$

7.6.1.7.3 JESD204B Control 2 Register (address = 0x202) [reset = 0x00]

Figure 96. JESD204B Control 2 Register (JESD_CTRL2)

(1) The JESD_CTRL2 register must only be changed when JESD_EN is 0.

7.6.1.7.4 JESD204B Device ID (DID) Register (address = 0x203) [reset = 0x00]

Figure 97. JESD204B Device ID (DID) Register (JESD_DID)

Table 75. JESD_DID Field Descriptions

(1) The DID setting must only be changed when JESD_EN is 0.

XAS **RUMENTS**

7.6.1.7.5 JESD204B Control 3 Register (address = 0x204) [reset = 0x00]

Figure 98. JESD204B Control 3 Register (JESD_CTRL3)

Table 76. JESD_CTRL3 Field Descriptions

(1) The JESD_CTRL3 register must only be changed when JESD_EN is 0.

7.6.1.7.6 JESD204B and System Status Register (address = 0x205) [reset = Undefined]

See the *JESD204B [Synchronization](#page-47-0) Features* section for more details.

Figure 99. JESD204B and System Status Register (JESD_STATUS)

Table 77. JESD_STATUS Field Descriptions

7.6.1.7.7 Overrange Threshold 0 Register (address = 0x206) [reset = 0xF2]

Figure 100. Overrange Threshold 0 Register (OVR_T0)

7.6.1.7.8 Overrange Threshold 1 Register (address = 0x207) [reset = 0xAB]

Figure 101. Overrange Threshold 1 Register (OVR_T1)

Table 79. OVR_T1 Field Descriptions

7.6.1.7.9 Overrange Period Register (address = 0x208) [reset = 0x00]

Figure 102. Overrange Period Register (OVR_N)

Table 80. OVR_N Field Descriptions

(1) Changing the OVR_N setting while JESD_EN=1 may cause the phase of the monitoring period to change.

RUMENTS

XAS

7.6.1.7.10 DDC Configuration Preset Mode Register (address = 0x20C) [reset = 0x00]

Figure 103. DDC Configuration Preset Mode Register (NCO_MODE)

Table 81. NCO_MODE Field Descriptions

7.6.1.7.11 DDC Configuration Preset Select Register (address = 0x20D) [reset = 0x00]

Figure 104. DDC Configuration Preset Select Register (NCO_SEL)

Table 82. NCO_SEL Field Descriptions

7.6.1.7.12 Rational NCO Reference Divisor Register (address = 0x20E to 0x20F) [reset = 0x0000]

Figure 105. Rational NCO Reference Divisor Register (NCO_RDIV)

Table 83. NCO_RDIV Field Descriptions

7.6.1.7.13 NCO Frequency (Preset x) Register (address = see [Table](#page-72-0) 71) [reset = see [Table](#page-72-0) 71]

Figure 106. NCO Frequency (Preset x) Register (NCO_FREQ_x)

Table 84. NCO_FREQ_x Field Descriptions

7.6.1.7.14 NCO Phase (Preset x) Register (address = see [Table](#page-72-0) 71) [reset = see [Table](#page-72-0) 71]

Figure 107. NCO Phase (Preset) Register (NCO_PHASE_x)

Table 85. NCO_PHASE_x Field Descriptions

7.6.1.7.15 DDC Delay (Preset x) Register (address = see [Table](#page-72-0) 71) [reset = see [Table](#page-72-0) 71]

Figure 108. DDC Delay (Preset) Register (DDC_DLY_x)

Table 86. DDC_DLY_x Field Descriptions

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ADC12J1600 and ADC12J2700 devices are a wideband sampling and digital tuning device. The ADC input captures input signals from DC to greater than 3 GHz. The DDC performs digital-down conversion and programmable decimation filtering, and outputs complex (15 bit I and 15 bit Q) data. In DDC Bypass Mode (Decimation = 1) the raw 12 bit ADC data is also available. The resulting output data is output on the JESD204B data interface for capture by the downstream capture or processing device. Most frequency-domain applications benefit from DDC capability to select the desired frequency band and provide only the necessary bandwidth of output data, minimizing the required number of data signals. Time domain applications generally require the raw 12-bit ADC output data provided by the DDC bypass feature.

8.2 Typical Application

8.2.1 RF Sampling Receiver

An RF Sampling Receiver is used to directly sample a signal in the RF frequency range and provide the data for the captured signal to downstream processing. The wide input bandwidth, high sampling rate, and DDC features of the ADC12J1600 and ADC12J2700 make them ideally suited for this application.

图 **109. Simplified Schematic**

Typical Application (接下页**)**

8.2.1.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{36}$ [87](#page-82-0).

表 **87. Design Parameters**

8.2.1.2 Detailed Design Procedure

Use the following steps to design the RF receiver:

- Use the signal-center frequency and signal bandwidth to select an appropriate sampling rate (DEVCLK frequency) and decimate factor $(x / 4$ to $x / 32$).
- Select the sampling rate so that the band of interest is completely within a Nyquist zone.
- Select the sampling rate so that the band of interest is away from any harmonics or interleaving tones.
- Use a frequency planning tool, such as the ADC harmonic calculator (see the $H\ddot{\mathcal{R}}\dot{\mathcal{R}}\dot{\mathcal{H}}$ section).
- Select the decimation factor that provides the highest factor possible with an adequate alias-protected output bandwidth to capture the frequency bandwidth of interest.
- Select other system components to provide the needed signal frequency range and DEVCLK rate.
- See [Table](#page-31-0) 1 for recommended balun components.
- Select bandpass filters and limiter components based on the requirement to attenuate unwanted signals outside the band of interest (blockers) and to prevent large signals from damaging the ADC inputs. See the *Absolute [Maximum](#page-7-0) Ratings* table.

The LMK048xx JESD204B clocking devices can provide the DEVCLK clock and other system clocks for $f_{(DEVC|K)}$ < 3101 MHz.

For DEVCLK frequencies up to 4 GHz the consider using the LMX2581 and TRF3765 devices as the DEVCLK source. Use the LMK048xx device to provide the JESD204B clocks. For additional device information, see the [相](#page-90-0) [关文档](#page-90-0) section.

8.2.1.3 Application Curves

The following curves show an RF signal at 2497.97 MHz captured at a sample rate of 1600 MSPS. \boxtimes [110](#page-83-0) shows the spectrum for the full Nyquist band. 图 [111](#page-83-0) shows the spectrum for the output data in decimate-by-32 mode with f_{NCO} equal to 700 MHz. \otimes [111](#page-83-0) shows the ability to provide only the spectrum of interest in the decimated output data. \boxtimes [111](#page-83-0) also shows how proper selection of the sampling rate can ensure interleaving tones are outside the band of interest and outside the decimated frequency range. Lastly, \mathbb{R} [111](#page-83-0) shows the reduction in the noise floor provided by the processing gain of decimation.

Texas **NSTRUMENTS**

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700)

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

8.2.2 Oscilloscope

The ADC12J1600 and ADC12J2700 devices are equally well-suited for high-speed time-domain applications such as oscilloscopes. The following typical application is for a generic high-speed oscilloscope. Adjustable gain is provided by the front-end resistor ladder and selection mux, and the gain adjustments of the LMH6518 device. Additional gain fine-tuning can be achieved using the full-scale range adjustment features of the ADC.

8.2.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{36}$ [88](#page-84-0).

表 **88. Design Parameters**

8.2.2.2 Detailed Design Procedure

Use the following primary steps to design a 12-bit oscilloscope:

- Select the desired sampling rate based on the maximum sampling-rate requirement.
- Select the input path components (LNA, amplifier, and other components) based on the maximum input frequency and 1-dB flat-frequency range requirements.
- Set the attenuation range steps based on the required minimum and maximum values for the signal amplitude.
- Select the memory size based on the resolution of the ADC output (12 bits) and the required maximum number of sample points.

8.2.2.3 Application Curves

The following curves show the time-domain sample data for a 150-MHz input signal at –1 dBFS, sampled at 1600 MSPS using the ADC12J1600 device. 图 [113](#page-84-1) shows the raw time-domain data. 图 [114](#page-84-1) shows the spectrum of the captured signal which shows the additional capability of a 12-bit ADC oscilloscope to provide basic spectrum-analysis functions with reasonable performance.

8.3 Initialization Set-Up

8.3.1 JESD204B Startup Sequence

The JESD204B interface requires a specific startup and alignment sequence. The general order of that sequence is listed in the following steps.

- 1. Power up or reset the ADC12J1600 and ADC12J2700 devices.
- 2. Program JESD $EN = 0$ to shut down the link and enable configuration changes.
- 3. Program DECIMATE, SCRAM_EN, KM1 and DDR to the desired settings.
- 4. Configure the device calibration settings as desired, and initiate a calibration (set CAL_SFT = 1).
- 5. Program JESD $EN = 1$ to enable the link.
- 6. Apply at least one SYSREF rising edge to establish the LMFC phase.
- 7. Assert SYNC~ from the data receiver to initiate link communications.
- 8. After the JESD204B receiver has established code group synchronization, SYNC~ is de-asserted and the ILA process begins.
- 9. Immediately following the end of the ILA sequence normal data output begins.

注 If deterministic latency is not required this step can be omitted.

8.4 Dos and Don'ts

8.4.1 Common Application Pitfalls

Driving the inputs (analog or digital) beyond the power supply rails. For device reliability, an input must not go more than 150 mV below the ground pins or 150 mV above the supply pins. Exceeding these limits even on a transient basis can cause faulty, or erratic, operation and can impair device reliability. High-speed digital circuits exhibiting undershoot that goes more than a volt below ground is common. To control overshoot, the impedance of high-speed lines must be controlled and these lines must be terminated in the characteristic impedance.

Care must be taken not to overdrive the inputs of the ADC12J1600 and ADC12J2700 devices. Such practice can lead to conversion inaccuracies and even to device damage.

Incorrect analog input common-mode voltage in the DC-coupled mode. As described in the *The [Analog](#page-30-0) [Inputs](#page-30-0)* and *DC [Coupled](#page-32-0) Input Usage* sections, the input common-mode voltage (V_{CMI}) must remain the specified range as referenced to the VCMO pin, which has a variability with temperature that must also be tracked. Distortion performance is degraded if the input common mode voltage is outside the specified V_{CMI} range.

Using an inadequate amplifier to drive the analog input. Use care when choosing a high frequency amplifier to drive the ADC12J1600 and ADC12J2700 devices because many high-speed amplifiers have higher distortion than the ADC12J1600 and ADC12J2700 devices which results in overall system performance degradation.

Driving the clock input with an excessively high level signal. The ADC input clock level must not exceed the level described in the *[Recommended](#page-8-0) Operating Conditions* table because the input offset can change if these levels are exceeded.

Inadequate input clock levels. As described in the *Using the Serial [Interface](#page-54-0)* section, insufficient input clock levels can result in poor performance. Excessive input-clock levels can result in the introduction of an input offset.

Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having other signals coupled to the input clock signal trace. These pitfalls cause the sampling interval to vary which causes excessive output noise and a reduction in SNR performance.

Failure to provide adequate heat removal. As described in the *Thermal [Management](#page-89-1)* section, providing adequate heat removal is important to ensure device reliability. Adequate heat removal is primarily provided by properly connecting the thermal pad to the circuit board ground planes. Multiple vias should be arranged in a grid pattern in the area of the thermal pad. These vias will connect the topside pad to the internal ground planes and to a copper pour area on the opposite side of the printed circuit board.

9 Power Supply Recommendations

Data-converter-based systems draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10-µF capacitor must be placed within one inch (2.5 cm) of the device power pins for each supply voltage. A 0.1-µF capacitor must be placed as close as possible to each supply pin, preferably within 0.5 cm. Leadless chip capacitors are preferred due to their low-lead inductance.

As is the case with all high-speed converters, the ADC12J1600 and ADC12J2700 devices must be assumed to have little power-supply noise-rejection. Any power supply used for digital circuitry in a system where a large amount of digital power is consumed must not be used to supply power to the ADC12J1600 and ADC12J2700 devices. If not a dedicated supply, the ADC supplies must be the same supply used for other analog circuitry.

9.1 Supply Voltage

The ADC12J1600 and ADC12J2700 devices are specified to operate with nominal supply voltages of 1.9 V (VA19) and 1.2 V (VA12, VD12). For detailed information regarding the operating voltage minimums and maximums see the *[Recommended](#page-8-0) Operating Conditions* table.

During power-up the voltage on all 1.9-V supplies must always be equal to or greater than the voltage on the 1.2- V supplies. Similarly, during power-down, the voltage on the 1.2-V supplies must always be lower than or equal to that of the 1.9-V supplies. In general, supplying all 1.9-V buses from a single regulator, and all 1.2-V buses from a single regulator is the easiest method to ensure that the 1.9-V supplies are greater than the 1.2-V supplies. If the 1.2-V buses are generated from separate regulators, they must rise and fall together (within 200 mV).

The voltage on a pin, including a transient basis, must not have a voltage that is in excess of the supply voltage or below ground by more than 150 mV. A pin voltage that is higher than the supply or that is below ground can be a problem during startup and shutdown of power. Ensure that the supplies to circuits driving any of the input pins, analog or digital, do not rise faster than the voltage at the ADC12J1600 and ADC12J2700 power pins.

The values in the *Absolute [Maximum](#page-7-0) Ratings* table must be strictly observed including during power up and power down. A power supply that produces a voltage spike at power turnon, turnoff, or both can destroy the ADC12J1600 and ADC12J2700 devices. Many linear regulators produce output spiking at power on unless there is a minimum load provided. Active devices draw very little current until the supply voltages reach a few hundred millivolts. The result can be a turn-on spike that destroys the ADC12J1600 and ADC12J2700 devices, unless a minimum load is provided for the supply. A 100-Ω resistor at the regulator output provides a minimum output current during power up to ensure that no turn-on spiking occurs. Whether a linear or switching regulator is used, TI recommends using a soft-start circuit to prevent overshoot of the supply.

10 Layout

10.1 Layout Guidelines

Proper grounding and proper routing of all signals is essential to ensure accurate conversion. Each ground layer should be a single unified ground plane, rather than splitting the ground planes into analog and digital areas.

Because digital switching transients are composed largely of high frequency components, the skin effect dictates that the total ground-plane copper weight has little effect upon the logic-generated noise. Total surface area is more important than the total ground-plane volume. Coupling between the typically-noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that can be impossible to isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

High-power digital components must not be located on or near any linear component or power-supply trace or plane that services analog or mixed-signal components because the resulting common return current path could cause fluctuation in the analog input *ground* return of the ADC which causes excessive noise in the conversion result.

In general, assume that analog and digital lines must cross each other at 90° to avoid digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. The input clock lines must be isolated from **all** other lines, both analog and digital. The generally-accepted 90° crossing must be avoided because even a same amount of coupling causes problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.

Layout Guidelines (接下页**)**

Coupling onto or between the clock and input signal paths must be avoided using any isolation techniques available including distance isolation, orientation planning to prevent field coupling of components like inductors and transformers, and providing well coupled reference planes. Via stitching around the clock signal path and the input analog signal path provides a quiet ground reference for the critical signal paths and reduces noise coupling onto these paths. Sensitive signal traces must not cross other signal traces or power routing on adjacent PCB layers, rather a ground plane must separate the traces. If necessary, the traces should cross at 90° angles to minimize crosstalk.

Isolation of the analog input is important because of the low-level drive required of the ADC12J1600 and ADC12J2700 devices. Quality analog input signal and clock signal path layout is required for full dynamic performance. Symmetry of the differential signal paths and discrete components in the path is mandatory and symmetrical shunt-oriented components should have a common grounding via. The high frequency requirements of the input and clock signal paths necessitate using differential routing with controlled impedances and minimizing signal path stubs (including vias) when possible.

Layout of the high-speed serial-data lines is of particular importance. These traces must be routed as tightly coupled 100-Ω differential pairs, with minimal vias. When vias must be used, care must be taken to implement control-impedance vias (that is, 50-Ω) with adjacent ground vias for image current control.

10.2 Layout Example

The following examples show layout-example plots (top and bottom layers only). 图 [117](#page-88-0) shows a typical stackup for a 10 layer board.

图 **115. ADC12J1600 and ADC12J2700 Layout Example 1 — Top Side**

Layout Example (接下页**)**

图 **116. ADC12J1600 and ADC12J2700 Layout Example 2 — Bottom Side**

图 **117. ADC12J1600 and ADC12J2700 Typical Stackup — 10 Layer Board**

10.3 Thermal Management

The ADC12J1600 and ADC12J2700 devices are capable of impressive speeds and performance at low power levels for speed. However, the power consumption is still high enough to require attention to thermal management. The VQFN package has a primary-heat transfer path through the center pad on the bottom of the package. The thermal resistance of this path is provided as R_{flChot} .

For reliability reasons, the die temperature must be kept to a maximum of 135°C which is the ambient temperature (T_A) plus the ADC power consumption multiplied by the net junction-to-ambient thermal resistance $(R_{\rm BIA})$. Maintaining this temperature is not a problem if the ambient temperature is kept to a maximum of 85°C as specified in the *[Recommended](#page-8-0) Operating Conditions* table and the center ground pad on the bottom of the package is thermally connected to a large-enough copper area of the PC board.

The package of the ADC12J1600 and ADC12J2700 devices have a center pad that provides the primary heatremoval path as well as excellent electrical grounding to the PCB. Recommended land pattern and solder paste examples are provided in the *[机械、封装和可订购信息](#page-91-0)* section. The center-pad vias shown must be connected to internal ground planes to remove the maximum amount of heat from the package, as well as to ensure best product parametric performance.

If needed to further reduce junction temperature, TI recommends to build a simple heat sink into the PCB which occurs by including a copper area of about 1 to 2 $cm²$ on the opposite side of the PCB. This copper area can be plated or solder-coated to prevent corrosion, but should not have a conformal coating which would provide thermal insulation. Thermal vias will be used to connect these top and bottom copper areas and internal ground planes. These thermal vias act as *heat pipes* to carry the thermal energy from the device side of the board to the opposite side of the board where the heat can be more effectively dissipated.

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 开发支持

如需 ADC 谐波计算器,请访问 <http://www.ti.com/tool/adc-harmonic-calc>。

11.1.3 器件命名规则

- 孔径(采样)延迟 是在时钟输入的采样边沿测得的延迟量,经过此段延迟后将在器件内部对输入引脚的信号进行 采样。
- 孔径抖动 **(t(AJ))**是采样与采样之间的孔径延迟变化。孔径抖动以输入噪声的形式出现。
- 时钟占空比 是时钟波形为逻辑高电平的时间与一个时钟周期总时长的比率。
- 全功率带宽 **(FPBW)**是一个频率测量值,在此频率下,重构的输出基频会降至满量程输入的低频值以下 3dB。
- 交错毛刺 是 ADC 多组交叉架构中的非理想条件产生的频域 (FFT) 效应。 各组间的偏移误差在 fs/4 和 fs/2 时会产生固定毛刺。增益和时序误差在 fs / 4 ± F_{IN} 以及 fs / 2 ± F_{IN} 时会产生输入信号相关毛刺。
- 互调失真 **(IMD)**是由于两个正弦频率同时被施加到 ADC 输入上所产生的额外频谱分量。IMD 定义为二阶和三阶互 调产品功率与某原始频率下的功率之比。IMD 通常以 dBFS 为单位。
- 最低有效位 **(LSB)**是所有位中具有最小值或最低权重的位。此值根据[公式](#page-89-2) 18 进行计算。
	- $V_{FS(dif)} / 2^n$

其中

 $V_{FS(dif)}$ 为 V_1 的差分满量程幅值, 如 FSR 输入所设(引脚 14)

器件支持 **(**接下页**)**

• *n* 为 ADC 分辨率(以位为单位),ADC12J1600 和 ADC12J2700 器件对应的 n = 12 (18)

电流模式逻辑 **(CML)** 差分输出电压 **(VOD)**是正负输出电压间差值的绝对值。所有输出均相对于接地端测量。

图 **118. CML** 输出信号电平

CML 输出偏移电压 (V_{O(ofs}) 是 D+ 和 D− 引脚间输出电压的平均值。[公式](#page-90-1) 19 为 V_{OS} 示例。 $[(V_D+) + (V_D-)]/2$ (19)

最高有效位 **(MSB)**是具有最大值或最高权重的位。MSB 的值为满量程的一半。

超量程恢复时间 是转换器差分输入电压从 ±1.2V 变为 0V 后恢复并以额定精度进行转换所需的时间。

其它毛刺 是所有高次谐波(四次及以上)、交错毛刺和所有其它固定毛刺或输入相关毛刺的总和。

数据延迟(延迟) 是开始转换到串行器输出相关数据期间的输入时钟周期数。

无杂散动态范围 (SFDR)是输出端输入信号与杂散信号峰值的均方根 (RMS) 值间的差值(以 dB 为单位), 其中杂 散信号是出现在输出频谱但未出现在输入频谱的所有信号,直流信号除外。

总谐波失真 **(THD)**是输出端前九个谐波总值与输出端基频值之比的 RMS 值(以 dB 为单位)。总谐波失真 (THD) 根据[公式](#page-90-2) 20 计算。

$$
\text{THD} = 20 \times \log \sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}
$$

其中

- **A**_(f1) 是基频(输出)的 RMS 功率
- A_(f2) 到 A_(f10) 是输出频谱中前九个谐波频率的 RMS 功率 (20) (20) (20) たんちょうちょうちょう

- 二次谐波失真 **(2nd Harm)**是输出端检测到的输入频率 RMS 功率与输出端二次谐波功率之间的差值(以 dB 为单 位)。
- 三次谐波失真 **(3rd Harm)**是输出端检测到的输入频率 RMS 功率与输出端三次谐波功率之间的差值(以 dB 为单 位)。
- 误字率 是出错率,定义为单位时间内可能出错的字数除以该时间内检查的字数。误字率 10⁻¹⁸ 指大约每四年 会有一个转换出现统计误差。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档:

- **LMH3401 7GHz** 超宽带固定增益全差分放大器, [SBOS695](http://www.ti.com/cn/lit/pdf/SBOS695)
- *LMK0482x* 具有双环 *PLL* 的超低噪声 *JESD204B* 兼容时钟抖动消除器,[SNAS605](http://www.ti.com/cn/lit/pdf/SNAS605)
- *LMX2581 具有集成压控振荡器 (VCO) 的宽带频率合成器,[SNAS601](http://www.ti.com/cn/lit/pdf/SNAS601)*
- 7RF3765 具有集成 VCO 的整数 N/分数 N 锁相环 (PLL), [SLWS230](http://www.ti.com/cn/lit/pdf/SLWS230)

11.3 相关链接

以下是为加速设计活动所提供的信息直接链接。范围包括技术信息、社区资源、设计信息,并且可在做出决定后快 速访问样片或购买链接。

版权 © 2014–2017, Texas Instruments Incorporated

[ADC12J1600,](http://www.ti.com.cn/product/cn/adc12j1600?qgpn=adc12j1600) [ADC12J2700](http://www.ti.com.cn/product/cn/adc12j2700?qgpn=adc12j2700)

ZHCSCX0D –JANUARY 2014–REVISED OCTOBER 2017 **www.ti.com.cn**

Texas **INSTRUMENTS**

相关链接 **(**接下页**)**

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 [《使用条款》。](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ [在线社区](http://e2e.ti.com) *TI* 的工程师对工程师 *(E2E)* 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

[设计支持](http://support.ti.com/) *TI* 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损

11.7 Glossary

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知 和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

www.ti.com 10-Dec-2020

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2024

*All dimensions are nominal

TEXAS NSTRUMENTS

TRAY

www.ti.com 13-May-2024

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

PACKAGE OUTLINE

NKE0068A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

NKE0068A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

NKE0068A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司