

# CSD18502Q5B 40V N 通道 NexFET™ 功率 MOSFET

## 1 特性

- 超低  $Q_g$  和  $Q_{gd}$
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 环保标准
- 无卤素
- 小外形尺寸无引线 (SON) 5mm x 6mm 塑料封装


## 2 应用

- 直流 - 直流转换
- 次级侧同步整流器
- 电机控制

## 3 说明

此 40V、1.8mΩ、5mm x 6mm NexFET™ 功率 MOSFET 被设计成在功率转换应用中大大降低 损耗。

顶视图



P0093-01

## 产品概要

$T_A = 25^\circ\text{C}$		典型值		单位
$V_{DS}$	漏源电压	40		V
$Q_g$	栅极电荷总量 (4.5V)	25		nC
$Q_{gd}$	栅漏栅极电荷	8.4		nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 4.5\text{V}$	2.5	mΩ
		$V_{GS} = 10\text{V}$	1.8	mΩ
$V_{GS(th)}$	阈值电压	1.8		V

## 订购信息<sup>(1)</sup>

器件	数量	包装介质	封装	运输
CSD18502Q5B	2500	13 英寸卷带	SON 5mm x 6mm 塑料封装	卷带封装
CSD18502Q5BT	250	7 英寸卷带		

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。


## 绝对最大额定值

$T_A = 25^\circ\text{C}$		值	单位
$V_{DS}$	漏源电压	40	V
$V_{GS}$	栅源电压	±20	V
$I_D$	持续漏极电流 (受封装限制)	100	A
	持续漏极电流 (受芯片限制), $T_C = 25^\circ\text{C}$ 时测得	204	
	持续漏极电流 <sup>(1)</sup>	26	
$I_{DM}$	脉冲漏极电流 <sup>(2)</sup>	400	A
$P_D$	功率耗散 <sup>(1)</sup>	3.2	W
	功率损耗, $T_C = 25^\circ\text{C}$	156	
$T_J$	工作结温	-55 至 150	°C
$T_{stg}$	存储温度	-55 至 150	°C
$E_{AS}$	雪崩能量, 单一脉冲 $I_D = 88\text{A}$ , $L = 0.1\text{mH}$ , $R_G = 25\Omega$	387	mJ

(1)  $R_{\theta JA} = 40^\circ\text{C/W}$ 。这是在厚度为 0.06 英寸的环氧板 (FR4) 印刷电路板 (PCB) 上的 1 英寸<sup>2</sup> 盎司的铜焊盘上测得的典型值。


(2) 最大  $R_{\theta JC} = 0.8^\circ\text{C/W}$ ，脉冲持续时间  $\leq 100\mu\text{s}$ ，占空比  $\leq 1\%$

$R_{DS(on)}$  与  $V_{GS}$  对比



D007

栅极电荷



D004



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>6.1</b>	接收文档更新通知 .....	<b>7</b>
<b>2</b>	应用 .....	<b>1</b>	<b>6.2</b>	社区资源.....	<b>7</b>
<b>3</b>	说明 .....	<b>1</b>	<b>6.3</b>	商标 .....	<b>7</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	<b>6.4</b>	静电放电警告.....	<b>7</b>
<b>5</b>	<b>Specifications</b> .....	<b>3</b>	<b>6.5</b>	Glossary .....	<b>7</b>
	5.1 Electrical Characteristics.....	<b>3</b>	<b>7</b>	<b>机械、封装和可订购信息</b> .....	<b>8</b>
	5.2 Thermal Information .....	<b>3</b>	<b>7.1</b>	Q5B 封装尺寸.....	<b>8</b>
	5.3 Typical MOSFET Characteristics.....	<b>4</b>	<b>7.2</b>	建议 PCB 布局 .....	<b>9</b>
<b>6</b>	器件和文档支持 .....	<b>7</b>	<b>7.3</b>	建议模板布局.....	<b>9</b>
			<b>7.4</b>	Q5B 卷带信息.....	<b>10</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

### Changes from Revision A (May 2015) to Revision B Page

• 已添加 接收文档更新通知 部分。 .....	<b>7</b>
• 已更改 在建议 PCB 布局 部分方框图中将焊盘 3 和 4 之间的尺寸从 0.028 英寸更改为了 0.050 英寸 .....	<b>9</b>

### Changes from Original (November 2012) to Revision A Page

• 在标题中添加了部件编号。 .....	<b>1</b>
• 向订购信息 中添加了 7 英寸卷带。 .....	<b>1</b>
• 向绝对最大额定值 中添加了 $T_C = 25^\circ\text{C}$ 时的功率损耗。 .....	<b>1</b>
• 在绝对最大额定值 中更新了脉冲漏极电流条件。 .....	<b>1</b>
• Updated Figure 1 to normalized $R_{\theta\text{JC}}$ curves. ....	<b>4</b>
• Updated SOA in Figure 10. ....	<b>6</b>
• 添加了社区资源。 .....	<b>8</b>
• 更新了机械图纸以显示其他尺寸。 .....	<b>8</b>

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>						
$V_{DSS}$	Drain to source voltage	$V_{GS} = 0\text{ V}$ , $I_D = 250\ \mu\text{A}$	40			V
$I_{DSS}$	Drain to source leakage current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 32\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate to source leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = 20\text{ V}$			100	nA
$V_{GS(th)}$	Gate to source threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	1.5	1.8	2.2	V
$R_{DS(on)}$	Drain to source on resistance	$V_{GS} = 4.5\text{ V}$ , $I_D = 30\text{ A}$		2.5	3.3	$\text{m}\Omega$
		$V_{GS} = 10\text{ V}$ , $I_D = 30\text{ A}$		1.8	2.3	$\text{m}\Omega$
$g_{fs}$	Transconductance	$V_{DS} = 20\text{ V}$ , $I_D = 30\text{ A}$		143		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}$ , $V_{DS} = 20\text{ V}$ , $f = 1\text{ MHz}$		3900	5070	pF
$C_{oss}$	Output capacitance			900	1170	pF
$C_{rss}$	Reverse transfer capacitance			21	27	pF
$R_G$	Series gate resistance			1.2	2.4	$\Omega$
$Q_g$	Gate charge total (4.5 V)	$V_{DS} = 20\text{ V}$ , $I_D = 30\text{ A}$		25	33	nC
$Q_g$	Gate charge total (10 V)			52	68	nC
$Q_{gd}$	Gate charge gate to drain			8.4		nC
$Q_{gs}$	Gate charge gate to source			10.3		nC
$Q_{g(th)}$	Gate charge at $V_{th}$			6.9		nC
$Q_{oss}$	Output charge		$V_{DS} = 20\text{ V}$ , $V_{GS} = 0\text{ V}$		59	
$t_{d(on)}$	Turn on delay time	$V_{DS} = 20\text{ V}$ , $V_{GS} = 10\text{ V}$ , $I_{DS} = 30\text{ A}$ , $R_G = 0\ \Omega$		5.3		ns
$t_r$	Rise time			6.8		ns
$t_{d(off)}$	Turn off delay time			23		ns
$t_f$	Fall time			4		ns
<b>DIODE CHARACTERISTICS</b>						
$V_{SD}$	Diode forward voltage	$I_{SD} = 30\text{ A}$ , $V_{GS} = 0\text{ V}$		0.8	1	V
$Q_{rr}$	Reverse recovery charge	$V_{DS} = 20\text{ V}$ , $I_F = 30\text{ A}$ , $di/dt = 300\text{ A}/\mu\text{s}$		88		nC
$t_{rr}$	Reverse recovery time			44		ns

### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case (top of package) thermal resistance <sup>(1)</sup>			0.8	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			50	$^\circ\text{C}/\text{W}$

- (1)  $R_{\theta JC}$  is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design.
- (2) Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.



M0137-01

Max  $R_{\theta JA} = 50^{\circ}\text{C/W}$   
when mounted on  
1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) of 2  
oz. (0.071 mm thick)  
Cu.




M0137-02

Max  $R_{\theta JA} = 125^{\circ}\text{C/W}$   
when mounted on a  
minimum pad area of 2  
oz. (0.071 mm thick)  
Cu.







### 5.3 Typical MOSFET Characteristics

( $T_A = 25^{\circ}\text{C}$  unless otherwise stated)



Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)



Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

## 6 器件和文档支持

### 6.1 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 6.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 6.3 商标

NexFET, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。


### 6.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 7 机械、封装和可订购信息


### 7.1 Q5B 封装尺寸



DIM	毫米		
	最小值	标称值	最大值
A	0.95	1.00	1.05
b	0.36	0.41	0.46
c	0.15	0.20	0.25
c1	0.15	0.20	0.25
c2	0.20	0.25	0.30
D1	4.90	5.00	5.10
D2	4.12	4.22	4.32
d	0.20	0.25	0.30
E	4.90	5.00	5.10
E1	5.90	6.00	6.10
E2	3.48	3.58	3.68
e	1.27 典型值		
L	0.46	0.56	0.66
$\theta$	0°	—	—
K	1.40 典型值		




## 7.2 建议 PCB 布局



要获得与 PCB 设计相关的建议电路布局，请参见《通过 PCB 布局技巧来减少振铃》(SLPA005)。

## 7.3 建议模板布局





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18502Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM		CSD18502	<a href="#">Samples</a>
CSD18502Q5BT	ACTIVE	VSON-CLIP	DNK	8	250	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 150	CSD18502	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18502Q5B	VSON-CLIP	DNK	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1
CSD18502Q5BT	VSON-CLIP	DNK	8	250	180.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18502Q5B	VSON-CLIP	DNK	8	2500	346.0	346.0	33.0
CSD18502Q5BT	VSON-CLIP	DNK	8	250	182.0	182.0	20.0

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司