

采用 LDO 稳压器的 DRV8850 低电压 H 桥 IC

1 特性

- H 桥电机驱动器
 - 驱动直流电机、步进电机的一个绕组或其他负载
 - 低 MOSFET 导通电阻: 65 mΩ HS + LS (4.2V 和 25°C 时)
- 5A 持续 8A 峰值驱动电流
- 具有电流感测输出的内部电流感测
- 2 至 5.5V 宽电源电压范围
- 过压和欠压闭锁
- 低功耗睡眠模式
- 100mA 隔离低压降 (LDO) 稳压器
- 24 引脚超薄型四方扁平无引线 (VQFN) 封装

2 应用范围

- 启动转矩较高的 电池供电类应用 例如:
 - 个人卫生用具 (电动牙刷, 剃须刀)
 - 玩具
 - 遥控直升飞机和汽车
 - 机器人

3 说明

DRV8850 器件提供了一套电机驱动器与 LDO 稳压器组合解决方案, 主要面向消费类产品、玩具及其他低电压或电池供电类运动控制 应用的高速串行链路的稳定性。的高度集成和高性能解决方案。此器件拥有一个驱动直流电机的 H 桥驱动器、一个音圈传动的、一个步进电机绕组、一个螺线管或其他器件。输出驱动器块包括配置为一个 H 桥的 N 通道功率 MOSFET 以驱动负载。内部电荷泵生成所需的栅极驱动电压。

DRV8850 器件提供高达 5A 的持续输出电流 (具有适当的印刷电路板 (PCB) 散热) 和高达 8A 的峰值电流。该器件由 2V 至 5.5V 的电源电压供电运行。

一个低压降线性稳压器与电机驱动器集成在一起, 为微控制器或其它电路供电。LDO 稳压器可在器件睡眠模式中被激活, 这样的话, 此驱动器可在无需移除为任一器件供电的电源 (LDO 稳压器) 的情况下被关断。

内部关断功能提供过流保护、短路保护、欠压保护、过压保护和过热保护。

此外, 该器件还内置电流感测功能, 可实现精确电流测量。

DRV8850 器件采用 24 引脚 VQFN


(3.5mm × 5.5mm) 封装 (环境友好型: 符合 RoHS 标准并且无 Sb/Br)。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
DRV8850	VQFN (24)	5.50mm × 3.50mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化原理图



目录

1	特性	1	8	Application and Implementation	18
2	应用范围	1	8.1	Application Information.....	18
3	说明	1	8.2	Typical Application	18
4	修订历史记录	2	9	Power Supply Recommendations	20
5	Pin Configuration and Functions	3	9.1	Bulk Capacitance	20
6	Specifications	4	10	Layout	20
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	20
6.2	ESD Ratings.....	4	10.2	Layout Example	21
6.3	Recommended Operating Conditions.....	4	10.3	Thermal Considerations	21
6.4	Thermal Information	4	11	器件和文档支持	22
6.5	Electrical Characteristics.....	5	11.1	文档支持.....	22
6.6	Timing Requirements	6	11.2	接收文档更新通知	22
6.7	Typical Characteristics	7	11.3	社区资源	22
7	Detailed Description	10	11.4	商标	22
7.1	Overview	10	11.5	静电放电警告	22
7.2	Functional Block Diagram	11	11.6	Glossary	22
7.3	Feature Description.....	12	12	机械、封装和可订购信息	22
7.4	Device Functional Modes.....	17			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision C (July 2016) to Revision D	Page
• Changed Pin Functions table's Pin No. of OUT2 to 21, 22, 23.....	3
• Changed Pin Functions table's Pin No. of VCC to 18, 19, 20	3
• Changed Table 1 table's Pin No. of VCC to 18, 19, 20	12


Changes from Revision B (December 2015) to Revision C	Page
• 在首页特性项目	1
• Added maximum values for the HS and LS FET on resistance parameters (at $T_A = 25^{\circ}\text{C}$, 85°C) in the <i>Electrical Characteristics</i> table	5
• 已添加 添加了文档支持和接收文档更新通知 部分	22

Changes from Revision A (January 2014) to Revision B	Page
• 已添加 引脚配置和功能部分, ESD 额定值表, 特性描述 部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分	1
• 已删除 HTSSOP 封装。	1

Changes from Original (November 2013) to Revision A	Page
• 已删除产品预览条	1

5 Pin Configuration and Functions

RGY Package
24-Pin VQFN With Exposed Thermal Pad
Top View



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
NAME	NO.			
POWER AND GROUND				
GND	1, 12, 13, 24, Thermal pad	—	Device ground	
LDOOUT	15	—	LDO regulator output	Bypass to GND with a 2.2-μF 6.3-V ceramic capacitor
VCC	18, 19, 20	—	Device supply	Bypass to GND with 0.1-μF and 10-μF 6.3-V ceramic capacitors
VCP	17	—	Charge pump	Connect a 0.1-μF 6.3-V ceramic capacitor to VCC
CONTROL				
IN1H	5	I	Input 1 HS FET enable	Active high enables HS FET for output 1 Internal pulldown resistor
IN1L	6	I	Input 1 LS FET enable	Active high enables LS FET for output 1 Internal pulldown resistor
IN2H	7	I	Input 2 HS FET enable	Active high enables HS FET for output 2 Internal pulldown resistor
IN2L	8	I	Input 2 LS FET enable	Active high enables LS FET for output 2 Internal pulldown resistor
LDOEN	10	I	LDO regulator enable	Logic low disables LDO regulator Logic high enables LDO regulator Internal pulldown resistor
LDOFB	14	I	LDO regulator feedback	Resistor divider from LDOOUT sets LDO output voltage May be connected to LDOIN to enable LDO
nSLEEP	9	I	Sleep mode input	Logic low puts device in low-power sleep mode Logic high for typical operation Internal pulldown resistor
SR	11	IO	Slew rate control	Resistor to ground sets output slew rate
OUTPUT				
OUT1	2, 3, 4	O	Output 1	Connect to motor winding
OUT2	21, 22, 23	O	Output 2	
VPROPI	16	O	Current sense output	Output current is proportional to H-bridge current. 1 kΩ, 1% resistor to GND for 2-A maximum current with VCC at 2 V. See Equation 1 if more current is required

(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input or output

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Power supply voltage, VCC	−0.3	7	V
Charge pump, VCP	−0.3	VCC + 7	V
Digital pin voltage, LDOEN, IN1H, IN1L, IN2H, IN2L, nSLEEP	−0.5	7	V
Other pins, OUT1, OUT2, SR, LDOUT, LDOFB, VPROPI	−0.3	7	V
Peak motor drive output current, OUT1, OUT2	Internally Limited		A
LDO output current, LDOUT	Internally Limited		A
T _J Operating junction temperature	−40	150	°C
T _{stg} Storage temperature	−60	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VCC Device power supply voltage	2	5.5	V
V _{IN} Logic level input voltage	0	VCC	V
I _{OUT} H-bridge continuous output current ⁽¹⁾	0	5	A
I _{OUT} H-bridge peak output current ⁽¹⁾	0	8	A
f _{PWM} Externally applied PWM frequency	0	50	kHz
T _A Ambient temperature	−40	85	°C

- (1) Power dissipation and thermal limits must be observed

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DRV8850	UNIT
		RGY (VQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	39.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	41.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	15	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.6	°C/W
ψ _{JB}	Junction-to-board characterization parameter	14.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

T_A = 25°C, over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
POWER SUPPLIES (VCC)						
I _{VCC}	VCC operating supply current, LDO regulator and driver enabled	VCC = 4.2 V, nSLEEP = LDOEN = VCC	2.9			mA
I _{VCC1}	VCC sleep mode supply current	VCC = 4.2 V, nSLEEP = LDOEN = 0 V, INXH = INXL = 0 V	1			μA
I _{VCC2}	VCC operating supply current, LDO regulator enabled, driver disabled ⁽¹⁾	VCC = 4.2 V, nSLEEP = 0 V, LDOEN = VCC, INXH = INXL = 0 V	40			μA
I _{VCC3}	VCC operating supply current LDO voltage regulator disabled, driver enabled	VCC = 4.2 V, nSLEEP = VCC, LDOEN = 0 V	2.9			mA
V _{UVLO}	VCC undervoltage lockout voltage	VCC rising	2			V
		VCC falling	1.95			
V _{OVLO}	VCC overvoltage lockout voltage	VCC rising	5.6			V
		VCC falling	5.5			
LOGIC-LEVEL INPUTS (LDOEN, IN1H, IN1L, IN2H, IN2L, nSLEEP)						
V _{IL}	Input low voltage		0	0.2 × VCC		V
V _{IH}	Input high voltage		0.5 × VCC	VCC		V
V _{HYS}	Input hysteresis		0.08 × VCC			V
I _{IL}	Input low current	V _{IN} = 0	−1	1		μA
I _{IH}	Input high current	V _{IN} = 3.3 V	50			μA
R _{PD}	Pulldown resistance	LDOEN	3.5			MΩ
		nSLEEP	400			kΩ
		INXH, INXL	200			kΩ
VPROPI OUTPUT (VPROPI)						
I _{VPROPI}	VPROPI output current	VCC = 4.2 V, resistor chosen to keep VPROPI ≤ (VCC − 1 V) / I _{OUT} 500 mA ≤ I _{OUT} ≤ 5 A	I _{OUT} / 2000			A
H-BRIDGE FETS (OUT1, OUT2)						
R _{DS(ON)}	HS FET on resistance	VCC = 4.2 V, I _{OUT} = 2 A, T _A = 25°C	35		45	mΩ
		VCC = 4.2 V, I _{OUT} = 2 A, T _A = 85°C			49	
	LS FET on resistance	VCC = 4.2 V, I _{OUT} = 2 A, T _A = 25°C	30		40	mΩ
		VCC = 4.2 V, I _{OUT} = 2 A, T _A = 85°C			44	
I _{OFF}	Off-state leakage current	VOUT = 0 V	−1			1 μA
LDO REGULATOR (LDOOUT)						
V _{FB}	LDO feedback (reference) voltage		0.76	0.8	0.84	V
V _{DO}	LDO regulator dropout voltage	VCC = 4.2 V, I _{OUT} = 100 mA, T _A = 25°C	150			mV
		VCC = 4.2 V, I _{OUT} = 100 mA, T _A = 85°C	175			mV
ΔV _{LINE}	LDO line regulation	VCC from 4.2 to 5.5 V, VOUT = 3.3 V	−2.5%			2.5%
ΔV _{LOAD}	LDO load regulation	VOUT = 3.3 V, I _{OUT} from 1 to 100 mA	−2.5%			2.5%
I _{CL}	LDO output current limit	VCC = 4.2 V, VOUT = 3.3 V, T _A ≥ 25°C	275			mA

(1) Does not include the current consumption from the feedback resistors.

Electrical Characteristics (continued)

$T_A = 25^\circ\text{C}$, over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
PROTECTION CIRCUITS						
I_{OCP}	Overcurrent protection trip level	$V_{CC} = 2.5$ to 5.5 V	9.5			A
t_{OCP}	Overcurrent protection deglitch time			1		μs
t_{RETRY}	Overcurrent retry time			4		ms
t_{TSD}	Thermal shutdown temperature	Die temperature (rising)	150	160	180	$^\circ\text{C}$
t_{HYS}	Thermal shutdown hysteresis	Temperature hysteresis		50		$^\circ\text{C}$

6.6 Timing Requirements

$T_A = 25^\circ\text{C}$, $V_{CC} = 4.2$ V, $R_L = 2\ \Omega$ ⁽¹⁾

			MIN	NOM	MAX	UNIT
t_R, t_F	Rise and fall time (measured at OUTx)	RSR connected to GND		70		ns
		RSR = 24 k Ω		0.7		μs
		RSR = 2.4 M Ω		70		μs
t_{DELAY}	Propagation delay (measured as time between input edge to output change)	RSR connected to GND		500		ns
		RSR = 24 k Ω		750		ns
		RSR = 2.4 M Ω		50		μs
t_{DEAD}	Dead time (measured as time OUTx FET is Hi-Z)	Low-side slow decay LS OFF to HS ON	RSR short to GND	400		ns
			RSR = 24 k Ω	2.6		μs
			RSR = 2.4 M Ω	110		μs
		Low-side slow decay HS OFF to LS ON	RSR short to GND	400		ns
			RSR = 24 k Ω	2.6		μs
			RSR = 2.4 M Ω	110		μs
		High-side slow decay or fast decay HS OFF to LS ON	RSR short to GND	400		ns
			RSR = 24 k Ω	2.6		μs
			RSR = 2.4 M Ω	110		μs
		High-side slow decay or fast decay LS OFF to HS ON	RSR short to GND	600		ns
			RSR = 24 k Ω	3.9		μs
			RSR = 2.4 M Ω	165		μs

(1) Rise and fall time measured from 10 to 90% VCC

6.7 Typical Characteristics




Figure 1. Quiescent Current With Motor Driver ON and LDO ON




Figure 2. Quiescent Current With Motor Driver ON and LDO OFF




Figure 3. Quiescent Current With Motor Driver OFF and LDO ON




Figure 4. Quiescent Current With Motor Driver OFF and LDO OFF, Sleep Current




Figure 5. $R_{DS(ON)}$, HS – OUT1




Figure 6. $R_{DS(ON)}$, HS – OUT2

Typical Characteristics (continued)




Figure 7. $R_{DS(ON)}$, LS – OUT1




Figure 8. $R_{DS(ON)}$, LS – OUT2




Figure 9. LDO Output, $V_{CC} = 3.5\text{ V}$,
 $LDOOUT = 3.3\text{ V}$




Figure 10. LDO Output, $V_{CC} = 4.2\text{ V}$,
 $LDOOUT = 3.3\text{ V}$




Figure 11. LDO Output, $V_{CC} = 5.5\text{ V}$,
 $LDOOUT = 3.3\text{ V}$




Figure 12. V_{PROPI} Output, $V_{CC} = 4.2\text{ V}$, OUT1
Overtemperature, 1 kΩ

Typical Characteristics (continued)




Figure 13. VPROPI Output, VCC = 4.2 V, OUT2 Overtemperature, 1 kΩ

7 Detailed Description

7.1 Overview


The DRV8850 is an integrated motor driver solution for one DC motor. The device integrates one NMOS H-bridge, current regulation circuitry, and various protection circuitry. The DRV8850 can be powered with a supply voltage range from 2 V to 5.5 V, and is capable of providing an output current up to 5-A peak current. Actual operable peak current will depend on the temperature, supply voltage, and PCB ground plane size. Between $V_M = 1.95$ V and $V_M = 2$ V the H-bridge outputs are shut down.

A simple 4 pin interface allows for individual control of each internal H-bridge FET. The condition where both HS and LS FETs are turned on at the same time is not allowed. During this input condition both the HS and LS FETs turn off.

The current monitoring is configurable from a range of 500 mA to 5 A. The VPROPI pin outputs an analog current that is proportional to the current flowing through the H-bridge. VPROPI is derived from the current through either of the high side FETs. Because of this, VPROPI does not represent H-bridge current when operating in a fast-decay mode or low-side slow-decay mode.

The LDO regulator integrated in the DRV8850 is typically used to provide the supply voltage for a low-power microcontroller. The output voltage is adjustable from 1.6 V to $V_{CC} - V_{LDO}$ using external resistors. LDOEN pin is used to enable or disable the LDO regulator; when disabled the output is turned off and the LDO regulator enters a very-low-power state.

7.2 Functional Block Diagram



7.3 Feature Description

Table 1 lists the external components.

Table 1. External Components

PIN		DESCRIPTION	
NAME	NO.		
LDOFB	14	LDO regulator feedback	Resistor divider from LDOUT sets LDO output voltage.
LDOUT	15	LDO regulator output	Bypass to GND with a 2.2- μ F 6.3-V ceramic capacitor.
SR	11	Slew rate control	Resistor to ground sets output slew rate GND to 2.4 M Ω .
VCC	18, 19, 20	Device supply	Bypass to GND with 0.1- μ F and 10- μ F 6.3-V ceramic capacitors.
VCP	17	Charge pump	Connect a 0.1- μ F 6.3-V ceramic capacitor to VCC
VPROPI	16	Current sense output	Output current is proportional to H-bridge current. 1 k Ω , 1% resistor to GND for 2-A max current with VCC at 2 V. See Equation 1 for if more current is required.

7.3.1 Power Supervisor

The LDO regulator can be active independent of the nSLEEP pin. This independence allows a microcontroller, or other device, to be powered by the LDO voltage regulator, while retaining the ability to put the DRV8850 device into sleep mode.

Because of this functionality, nSLEEP and LDOEN must both be brought logic low to minimize power consumption in sleep mode. If the LDO regulator remains active in sleep mode, a quiescent current of I_{VCCQ2} (typically 50 μ A plus current through the external feedback resistors) is drawn from the supply.

Table 2 lists the operation mode logic for the DRV8850 device.

Table 2. DRV8850 Device Operation Mode Logic⁽¹⁾

nSLEEP	LDOEN	LDO REGULATOR	DRIVER
0	0	Off	Sleep
0	1	Active	Sleep
1	0	Off	Active
1	1	Active	Active

(1) A state must be active for a minimum of 1 ms before a new state is commanded.

7.3.2 Bridge Control

A corresponding input pin controls the individual FETs in the DRV8850 device. Shoot-through (the condition when both HS and LS FETs are turned on at the same time) is not allowed; with this input condition, both the HS and LS FETs turn off.

Table 3 lists the logic for the DRV8850 device.

Table 3. DRV8850 Device Logic

INxL	INxH	OUTx
0	0	Z
0	1	H
1	0	L
1	1	Z

7.3.3 Current Sensing – VPROPI

The VPROPI pin outputs an analog current that is proportional to the current flowing in the H-bridge. The output current is typically 1 / 2000 of the current in both high side FETs. VPROPI is derived from the current through either of the high side FETs. Because of this, VPROPI does not represent the H-bridge current when operating in a fast-decay mode or low-side slow-decay mode. VPROPI represents the H-bridge current under forward drive, reverse drive, and high-side slow decay. VPROPI output is delayed by roughly 2 μ s after the high side FET is switched on and it has reached approximately VCC (including the deglitch on the HSON). Select the external resistor so that the voltage on VPROPI is less than (VCC – 1 V), so the resistor must be sized less than:

$$2000 \times (VCC - 1 V) / I_{OUT} \quad (1)$$

where I_{OUT} is the maximum drive current to be monitored

The range of current that can be monitored is 500 mA to 5 A, assuming the external resistor meets Equation 1.




Figure 14. Forward and Reverse Operation

When using an independent half-bridge as a high-side driver, VPROPI does not output a current measurement during slow decay. During typical operation, VPROPI represents the total current flowing to loads connected to OUT1 and OUT2.

VPROPI is nonfunctional when implemented as a low-side driver.




Figure 15. High-Side and Low-Side Drivers

7.3.4 Slew-Rate Control

The rise and fall times (t_R and t_F) of the outputs can be adjusted by the value of an external resistor connected from the SR pin to ground. The output slew rate is adjusted internally by the DRV8850 device by controlling the ramp rate of the driven FET gate.

The typical voltage on the SR pin is 0.6 V driven internally. Changing the resistor value monotonically increases the slew rates from approximately 100 ns to 100 μ s. Recommended values for the external resistor are from GND to 2.4 M Ω . If the SR pin is grounded then the slew rate is 100 ns.

7.3.5 Dead Time

The dead time (t_{DEAD}) is measured as the time when OUTx is Hi-Z between turning off one of the H-bridge FETs and turning on the other. For example, the output is Hi-Z between turning off the high-side FET and turning on the low-side FET. When driving current out of the pin, the output is observed to fall to one diode drop below ground during dead time. When driving current into the pin, the output is observed to rise to one diode drop above VCC.

The DRV8850 has an analog dead time of approximately 100 ns. In addition to this analog dead time, the output is Hi-Z when the FET gate voltage is less than the threshold voltage. The total dead time depends on the SR resistor setting because a portion of the FET gate ramp includes the observable dead time.

7.3.6 Propagation Delay

The propagation delay time (t_{DELAY}) is measured as the time between an input edge to an output change. This time is composed of two parts: an input deglitcher and output slewing delay. The input deglitcher prevents noise on the input pins from affecting the output state.

The output slew rate also contributes to the delay time. For the output to change state during typical operation, first one FET must be turned off. The FET gate is ramped down according to the SR resistor selection, and the observed propagation delay ends when the FET gate falls to less than the threshold voltage.




Figure 16. Low-Side Slow Decay Operation – Current Sourced from OUTx




Figure 17. High-Side Slow Decay or Fast Decay Operation – Current Sunk into OUTx

7.3.7 Power Supplies and Input Pins

An internal charge pump generates a voltage greater than VCC that is used to drive the internal N-channel power MOSFETs. The charge pump requires a capacitor between the VCP and VCC pins. TI recommends bypassing VCC to ground with 0.1-μF and 10-μF ceramic capacitors, placing them as close as possible to the IC. Each input pin has a weak pulldown resistor to ground (see [Electrical Characteristics](#) for more details).

The input pins should not be driven to more than 0.6 V without the VCC power supply removed.

7.3.8 LDO Voltage Regulator

An LDO regulator is integrated into the DRV8850 device. The LDO regulator is typically used to provide the supply voltage for a low-power microcontroller. For proper operation, bypass the LDOOUT pin to GND using a ceramic capacitor. The recommended value for this component is 2.2 μF.

Two external resistors are used to set the LDO voltage (V_{LDO}) by creating a voltage divider between LDOOUT and LDOFB. The LDO output voltage can be given by:

$$V_{LDO} = V_{FB} \times (1 + R1/R2)V$$

where

- R1 is located between LDOOUT and LDOFB
- R2 is between LDOFB and GND

(2)




Figure 18. LDO Regulator Schematic

The output voltage is adjustable from 1.6 V to $V_{CC} - V_{LDO}$ using external resistors. The LDOEN pin is used to enable or disable the LDO regulator; when disabled, the output is turned off and the LDO regulator enters a very-low-power state.

When the LDO current load exceeds I_{CL} , the LDO regulator behaves like a constant current source. The LDO output voltage drops significantly with currents greater than I_{CL} .

7.3.9 Protection Circuits

The DRV8850 device is protected against undervoltage, overvoltage, overcurrent, and overtemperature events.

7.3.9.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than t_{OCP} , all FETs in the H-bridge are disabled. After approximately t_{RETRY} , the bridge reenables automatically.

Overcurrent conditions on both high and low-side devices, that is, a short to ground, supply, or across the motor winding result in an overcurrent shutdown.

7.3.9.2 Thermal Shutdown (TSD)

If the die temperature exceeds t_{TSD} , all FETs in the H-bridge are disabled. Once the die temperature has fallen below $t_{TSD} - t_{HYS}$, the H-bridge automatically reenables.

7.3.9.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls to less than the undervoltage lockout threshold voltage, all circuitry in the device is disabled and internal logic resets. Operation resumes when VCC rises to greater than the UVLO threshold.

7.3.9.4 Overvoltage Lockout (OVLO)

If at any time the voltage on the VCC pins rises to more than V_{OVLO} , the output FETs are disabled (outputs are high-Z). Operation resumes when VCC falls below the V_{OVLO} .

CAUTION

VCC must remain less than the absolute maximum rating for the device, or damage to the device may occur.

7.4 Device Functional Modes

The DRV8850 internal logic and charge pump are operating unless nSLEEP is pulled low. The LDO regulator can be active independent of the nSLEEP pin. This independence allows a microcontroller or other device to be powered by the LDO regulator while retaining the ability to put the DRV8850 into sleep mode.

If LDOEN and nSLEEP are both brought logic low the device will minimize current consumption in sleep mode. While the LDO regulator remains active in sleep mode, a quiescent current (typically 50 μ A plus current through the external feedback resistors) is drawn from the supply.

Each FET inside the device is controlled by a corresponding input pin on the DRV8850. The condition where both HS and LS FETs are turned on at the same time is not allowed. During this input condition both the HS and LS FETs turn off.

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8850 can be used to drive a DC motor.

8.2 Typical Application



8.2.1 Design Requirements

Table 4 lists the parameters for this design example.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	V_M	5.5 V
LDO output voltage	V_{LDO}	3.2 V
Slew rate	SR	700 ns
HS FET on resistance	$R_{DS(ON)_{HS}}$	35 mΩ
LS FET on resistance	$R_{DS(ON)_{LS}}$	30 mΩ
Motor rated current	I_M	2 A

9 Power Supply Recommendations

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system.
- The power supply's capacitance and ability to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.
- The type of motor used (Brushed DC, Brushless DC, Stepper).
- The motor braking method.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 21. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

10 Layout

10.1 Layout Guidelines

- The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.
- Small-value capacitors should be ceramic, and placed close to the device pins.
- The high-current device outputs should use wide metal traces.
- The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the $I^2 \times R_{DS(on)}$ heat that is generated in the device.

10.2 Layout Example




Figure 22. Layout Recommendation

10.3 Thermal Considerations

The DRV8850 device has thermal shutdown (TSD) as described in the [Thermal Shutdown \(TSD\)](#) section. If the die temperature exceeds approximately t_{TSD} , the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.1 Power Dissipation

Power dissipation in the DRV8850 device is the sum of the motor driver power dissipation and the LDO voltage regulator dissipation.

The LDO dissipation is calculated simply by $(V_{IN} - V_{OUT}) \times I_{OUT}$.

The power dissipation in the motor driver is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Power dissipation can be estimated by:

$$P_{TOT} = (LS_R_{DS(ON)} + HS_R_{DS(ON)}) \times (I_{OUT(RMS)})^2$$

where

- P_{TOT} is the total power dissipation
- $R_{DS(ON)}$ is the resistance of each FET
- $I_{OUT(RMS)}$ is the RMS output current being driven

(4)

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heat sinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases.

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档：

《[DRV8850EVM 用户指南](#)》

11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DRV8850RGYR	Active	Production	VQFN (RGY) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8850
DRV8850RGYR.A	Active	Production	VQFN (RGY) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8850
DRV8850RGYT	Obsolete	Production	VQFN (RGY) 24	-	-	Call TI	Call TI	-40 to 85	DRV8850

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8850RGYR	VQFN	RGY	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8850RGYR	VQFN	RGY	24	3000	346.0	346.0	33.0


GENERIC PACKAGE VIEW

RGY 24

VQFN - 1 mm max height

5.5 x 3.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203539-5/J

RGY (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-5/I 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206353-7/P 03/14

NOTE: All linear dimensions are in millimeters

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月