











DS90UB914A-Q1

ZHCSEY3D - APRIL 2016 - REVISED OCTOBER 2019

DS90UB914A-Q1 25MHz 转 100MHz 10/12 位 FPD-Link III 解串器

特性

- 符合汽车类 应用要求 AEC-Q100 标准
 - 器件温度 2 级: -40℃ 至 +105℃ 环境工作温度 范围
 - 器件 HBM ESD 分类等级 ±8kV
 - 器件 CDM ESD 分类等级 C6
- 支持 25MHz 至 100MHz 输入像素时钟
- 可编程数据有效载荷:
 - 10 位有效载荷, 高达 100MHz
 - 12 位有效载荷, 高达 75MHz
- 连续低延迟双向控制接口通道,带有 I2C 接口,支 持 400kHz 传输速率
- 2:1 多路复用器,可在两个输入映像之间进行选择
- 能够接收长达 15m 的同轴电缆或 20m 的屏蔽双绞 线电缆
- 稳健的同轴电缆供电 (PoC) 运行
- 接收端均衡器自动适应电缆损耗的变化
- LOCK 输出报告引脚和 @SPEED BIST 诊断功 能,可验证链路完整性
- 1.8V 单电源
- 符合 ISO 10605 和 IEC 61000-4-2 ESD 标准
- 使用可编程扩展频谱 (SSCG) 和接收器交错输出缓 解 EMI/EMC

Bidirectiona

Serializer

2 应用

- 汽车
 - 环视系统 (SVS)
 - 后视摄像头和前视摄像头
 - 驾驶员监视摄像头 (DMS)
 - 远距卫星雷达传感器
- 安全和监控
- 工业机器视觉

3 说明

DS90UB914A-Q1 器件提供一个具有高速正向通道和 双向控制通道的 FPD-Link III 接口,用于实现单一同轴 电缆或差分对上的数据传输。DS90UB914A-Q1 器件 的高速正向通道和双向控制通道数据路径上均包含差分 信令。该解串器针对电子控制单元 (ECU) 中成像器与 视频处理器的连接。该器件非常适用于驱动需要高达 12 位像素深度、2 个同步信号以及双向控制通道总线 的视频数据。


该解串器 特有一个多路复用器,可在两个输入成像器 之间进行选择,每次激活一个。主视频传输将 10 位或 12 位数据转换为单条高速串行数据流,另外一个独立 的低延迟双向控制通道传输负责接收来自 I2C 端口的 控制信息,与视频消隐期无关。

凭借德州仪器 (TI) 的嵌入式时钟技术,可在单一差分 对上进行透明的全双工通信,从而运载不对称的双向控 制通道信息。这个单个串行数据流通过消除并行数据与 时钟路径间的偏差,简化了印刷电路板 (PCB) 走线和 电缆上的宽数据总线传输。这样,通过限制数据路径的 宽度,大大节省了系统成本,相应地减少了 PCB 层 数、电缆宽度以及连接器尺寸和引脚数量。此外,解串 器输入还提供自适应均衡功能来补偿较长距离介质上的 损耗。内部 DC 均衡编码/解码用于支持 AC 耦合互 连。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)	
DS90UB914A-Q1	WQFN (48)	7.00mm × 7.00mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化原理图

Control Bus Copyright © 2016, Texas Instruments Incorporated

Deserializer



\rightarrow	\rightarrow
ы	
ы	`

	HA	, •		
1	特性1		9.1 Overview	21
2	应用 1		9.2 Functional Block Diagram	22
3	说明1		9.3 Feature Description	<mark>22</mark>
4	修订历史记录 2		9.4 Device Functional Modes	
5	Device Comparison Table 4		9.5 Programming	33
6	Pin Configuration and Functions5		9.6 Register Maps	
7	Specifications9	10	Application and Implementation	49
•	7.1 Absolute Maximum Ratings		10.1 Application Information	
	7.2 ESD Ratings		10.2 Typical Applications	53
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	<u>57</u>
	7.4 Thermal Information	12	Layout	58
	7.5 Electrical Characteristics		12.1 Layout Guidelines	58
	7.6 AC Timing Specifications (SCL, SDA) - I ² C-		12.2 Layout Example	59
	Compatible	13	器件和文档支持	61
	7.7 Bidirectional Control Bus DC Timing Specifications		13.1 文档支持	61
	(SCL, SDA) - I ² C-Compatible15		13.2 接收文档更新通知	61
	7.8 Deserializer Switching Characteristics 15		13.3 社区资源	61
	7.9 Typical Characteristics		13.4 商标	61
8	Parameter Measurement Information 17		13.5 静电放电警告	61
	8.1 Timing Diagrams and Test Circuits		13.6 Glossary	
9	Detailed Description 21	14	机械、封装和可订购信息	61

4 修订历史记录

•	Added tDLH and tDHL to Output Load and Transition Times diagram	18
•	Added 953A in the list of compatible serializers	21
•	Changed text in MODE Pin Configuration figure from "Serializer" to "Deserializer"	29
•	Clarified bit descriptions for registers 0x1D-0x1E bits 4 and 0	44
•	Added timing diagram and data table for PDB to I2C ready delay	51
_	Shanges from Revision R (October 2016) to Revision C	Page
С	Changes from Revision B (October 2016) to Revision C	Page
<u>c</u>	Changes from Revision B (October 2016) to Revision C Clarified when PCLK becomes active with respect to LOCK	Page
-	Clarified when PCLK becomes active with respect to LOCK	6
•	Clarified when PCLK becomes active with respect to LOCK	6
•	Clarified when PCLK becomes active with respect to LOCK	6 9

Changes from Revision A (June 2016) to Revision B

Changes from Revision C (November 2018) to Revision D

Page

Page

•	Added Back Channel Line Rate specification; also added footnote for clarification between MHz and Mbps distinction	11
•	Revised back channel VOD specification from 175mV to 182 mV.	11
•	Removed 'ns' unit from specifications referencing period in units of T.	15
•	Revise Deserializer Delay specification due to the swapped information.	16
•	Revised litter tolerance curve to be for typical system LIT configuration with DS90LB913A linked to DS90LB914A	17



•	Added device functional mode table for external oscillator operation with example XCLKIN = 48MHz	27
•	Fixed typo and changed "deserializer" to "serializer"	39
•	Added register 0x05 for Forward Channel Low Frequency Gain.	40
•	Added registers 0x27, 0x47 for Forward Channel Tuning/Impedance Control.	47
•	Revised rise time and delay conditions to include 10% to 90% parameters instead of VIH and VIL	50
•	Changed max rise time for V _{DDIO} and V _{DD_N} to be 5ms instead of 1.5ms during power-up	50
•	Revised power-up timing paragraph for clarity and correctness.	5 0
•	Changed VIL and VIH specs to 10% and 90% respectively for rising/falling edges	5 0
Cł	nanges from Original (April 2016) to Revision A	Page
•	已将文档拆分为两个独立文档(部件 DS90UB913A-Q1 SNLS443 和 DS90UB914A-Q1 SNLS499)。	1
•	已合并修订历史记录来显示本文档属于 DS90UB913A-Q1 SNLS443 数据表时的变更	1
•	已添加 汽车 特性	1
•	Updated pin description for ROUT to include active/inactive outputs corresponding to MODE setting	5
•	Added pin description to GPIO pins to leave open if unused.	6
•	Updated frequency requirements for 10-bit and 12-bit HF modes. 10-bit mode – 50 MHz to 100 MHz; 12-bit HF mode – 37.5 MHz to 75 MHz; 12-bit LF mode (no change) – 25 MHz to 50 MHz.	6
•	Added pin description to RIN pins to leave open if unused.	8
•	Changed Air Discharge ESD Rating (IEC61000-4-2: RD = 330 Ω, CS = 150 pF) to minimum ±25000 V	9
•	Added additional thermal characteristics	10
•	Added GPIO[3:0] typical pin capacitance	10
•	Changed Differential Input Voltage minimum specification.	11
•	Changed Single-Ended Input Voltage minimum specification	11
•	Added Back Channel Differential Output Voltage minimum specification	11
•	Added Back Channel Single-Ended Output Voltage minimum specification	11
•	Added footnote that states the following: "UI – Unit Interval is equivalent to one serialized data bit width. The UI scales with PCLK frequency." Also added below calculations to footnote. 12-bit LF mode 1 UI = 1 / (PCLK_Freq. x 28) 12-bit HF mode 1 UI = 1 / (PCLK_Freq. x 2/3 x 28) 10-bit mode 1 UI = 1 / (PCLK_Freq. /2 x 28)	
•	Updated I _{DDIOR} for V _{DDIO} =1.89V, C _L =8pF, Worst-Case Pattern with f=50 MHz, 12-bit low freq mode to typical value of the mA; value is currently 21 mA.	
•	Updated I _{DDIOR} for V _{DDIO} =1.89V, C _L =8pF, Random Pattern with f=50 MHz, 12-bit low freq mode to typical value of 1 mA; value is currently 14 mA	
•	Updated I _{DDR} for V _{DD_n} =1.89V, C _L =4pF, Random Pattern with f=100 MHz, 10-bit mode to typical value of 69 mA; value is currently 57 mA.	12
•	Updated I _{DDR} for V _{DD_n} =1.89V, C _L =4pF, Random Pattern with f=75 MHz, 12-bit high freq mode to typical value of 71 mA; value is currently 60 mA	
•	Updated I _{DDR} for V _{DD_n} =1.89V, C _L =4pF, Random Pattern with f=50 MHz, 12-bit low freq mode to typical value of 67 mA; value is currently 56 mA	12
•	Updated V _{OL} Output Low Level row with revised I _{OL} currents and max V _{OL} voltages, dependent upon V _{DDIO} voltage.	15
•	Updated frequency ranges for MODE settings and also revised with correct maximum clock periods. Added footnot and nominal clock period to be in terms of 'T'.	
•	Changed typo on footnote to reflect 't _{DPJ} '	16
•	Updated Figure 2 title to state "Worst-Case" Test Pattern for Power Consumption'	17
•	Updated Figure 3 "Deserializer Vswing Diagram" with correct notation.	18
•	Changed Figure 3 to clarify difference between STP and Coax	
•	Table 2, row 5 with "static" input LOCK output status changed to "L".	30
•	Table 5 heading updated to state "DS90UB914A-Q1 DESERIALIZER.	36
•	Changed description of deserializer reg 0x00 bit[0]=0 from "set using address coming from CAD" to "set from ID[x]"	38




•	Added row to register 0x01[2] for Back Channel Enable – 0: Disable 1: Enable	38
•	Changed SSCG Units for fmod (register 0x02[3:0]) to Reflect Hz instead of KHz	39
•	Changed parity error reset bit to be NOT self-clearing.	39
•	Changed EQ gain values (dB) @ maximum line rate (1.4Gbps).	40
•	Changed description of descrializer reg 0x04 to have correct register setting for each equalization gain level	40
•	Added registers 0x26, 0x46 for Bidirectional Control Channel (BCC)Tuning.	47
•	Added deserializer 0x4C SEL register	48
•	Updated EQ Register Bits 0x4E[3:0] to be Reserved. Also changed EQ gain values (dB) @ maximum line rate (1.4Gbps)	48
•	Added reference to Power over Coax Application report	49
•	Updated power up sequencing information and timing diagram.	49
•	Added power up sequencing information and timing diagram.	49
•	Added 914A PDB Reset timing constraints and diagram.	50
•	Removed Figure 21 and Figure 43 regarding adaptive equalizer graphs for loss compensation (Coax/STP)	. 52
•	Renamed C1 and C2 to C22 and C23 for RIN0+ and RIN0- respectively on Typical Application Diagrams (Coax & STP).	54
•	Added description specifying that the voltage applied on V_{DDIO} (1.8 V, 3.3 V) or V_{DD_n} (1.8 V) should be at the input pin – any board level DC drop should be compensated.	57
•	Added 914A EVM lavout example image	60

5 Device Comparison Table

PART NUMBER	PART NUMBER FPD-III FUNCTION PACKAGE		TRANSMISSION MEDIA	PCLK FREQUENCY	
DS90UB914Q-Q1	Deserializer	WQFN RHS (48)	STP	10 to 100 MHz	
DS90UB914A-Q1	Deserializer	WQFN RHS (48)	Coax or STP	25 to 100 MHz	



6 Pin Configuration and Functions



Pin Functions: DS90UB914A-Q1 Deserializer

PIN		1/0	DESCRIPTION	
NAME NO.		I/O	DESCRIPTION	
LVCMOS PAR	RALLEL INTER	FACE		
ROUT[11:0]	11,12,13,14, 15,16,18,19, 21,22,23,24	Outputs, LVCMOS	Parallel Data Outputs For 10-bit MODE, parallel outputs ROUT[9:0] are active. ROUT[11:10] are inactive and should not be used. Any unused outputs (including ROUT[11:10]) should be No Connect. For 12-bit MODE (HF or LF), parallel outputs ROUT[11:0] are active. Any unused outputs should be No Connect.	
HSYNC	10	Output, LVCMOS	Horizontal SYNC Output. Note: HS transition restrictions: 1. 12-bit Low-Frequency mode: No HS restrictions (raw) 2. 12-bit High-Frequency mode: No HS restrictions (raw) 3. 10-bit mode: HS restricted to no more than one transition per 10 PCLK cycles. Leave open if unused.	
VSYNC	9	Output, LVCMOS Vertical SYNC Output. Note: VS transition restrictions: 1. 12-bit Low-Frequency mode: No VS restrictions (raw) 2. 12-bit High-Frequency mode: No VS restrictions (raw) 3. 10-bit mode: VS restricted to no more than one transition per 10 PCLK cycles. Leave open if unused.		
PCLK	8	Output, LVCMOS	Pixel Clock Output Pin Strobe edge set by RRFB control register. In the 12-bit low frequency mode and 10-bit mode, the PCLK will become active before LOCK goes high. In the 12-bit high frequency mode, the PCLK and LOCK become active at the same time.	



Pin Functions: DS90UB914A-Q1 Deserializer (continued)

PI	IN		
NAME	NO.	I/O	DESCRIPTION
GENERAL PU	RPOSE INPUT	OUTPUT (GPI	0)
GPI0[1:0]	27,28	Digital Input/Output, LVCMOS	General-purpose input/output pins can be used to control and respond to various commands. They may be configured to be the input signals for the corresponding GPOs on the serializer or they may be configured to be outputs to follow local register settings. Leave open if unused.
GPIO[3:2]	25,26	Digital Input/Output LVCMOS	General purpose input/output pins GPO[3:2] can be configured to be input signals for GPOs on the Serializer. In addition they can also be configured to be outputs to follow the local register settings. When the SerDes chipsets are working with an external oscillator, these pins can be configured only to be outputs to follow the local register settings. Leave open if unused.
BIDIRECTION	AL CONTROL	BUS - I2C COM	IPATIBLE
SCL	2	Input/Output, Open Drain	Clock line for the bidirectional control bus communication SCL requires an external pullup resistor to V _{DDIO} .
SDA	1	Input/Output, Open Drain	Data line for bidirectional control bus communication SDA requires an external pullup resistor to V _{DDIO} .
MODE	37	Input, analog	Device Mode Select Resistor to Ground and 10-k Ω pullup to 1.8 V rail. The MODE pin on the Deserializer can be used to configure the Serializer and Deserializer to work in different input PCLK range. See details in Table 2. 12– bit low frequency mode – (25 – 50 MHz operation): In this mode, the Serializer and Deserializer can accept up to 12-bits DATA+2 SYNC. Input PCLK range is from 25 MHz to 50 MHz. Note: No HS/VS restrictions. 12– bit high frequency mode – (37.5 – 75 MHz operation): In this mode, the Serializer and Deserializer can accept up to 12-bits DATA + 2 SYNC. Input PCLK range is from 37.5 MHz to 75 MHz. Note: No HS/VS restrictions. 10–bit mode– (50 – 100 MHz operation): In this mode, the Serializer and Deserializer can accept up to 10-bits DATA + 2 SYNC. Input PCLK frequency can range from 50 MHz to 100 MHz. Note: HS/VS restricted to no more than one transition per 10 PCLK cycles. Please refer to Table 2 on how to configure the MODE pin on the Deserializer.
IDx[0:1]	35,34	Input, analog	Device ID Address Select The IDx[0] and IDx[1] pins on the Deserializer are used to assign the I2C slave device address. Resistor to Ground and 10-k Ω pullup to 1.8 V rail. See Table 6
CONTROL AN	ID CONFIGURA	ATION	
PDB	30	Input, LVCMOS w/ pulldown	Power Down Mode Pin PDB = H, Deserializer is enabled and is ON. PDB = L, Deserializer is in power down mode. When the Deserializer is in power down mode, programmed control register data are NOT retained and reset to default values.
LOCK	48	Output, LVCMOS	LOCK Status Output Pin LOCK = H, PLL is Locked, outputs are active. LOCK = L, PLL is unlocked, ROUT and PCLK output states are controlled by OSS_SEL control register. May be used as Link Status. In the 12-bit low frequency mode and 10-bit mode, the PCLK will become active before LOCK goes high. In the 12-bit high frequency mode, the PCLK and LOCK become active at the same time.
BISTEN	6	Input LVCMOS w/ pulldown	BIST Enable Pin BISTEN=H, BIST Mode is enabled. BISTEN=L, BIST Mode is disabled. See Built-In Self Test for more information.
PASS	47	Output, LVCMOS	PASS Output Pin PASS = H, ERROR FREE Transmission. PASS = L, one or more errors were detected in the received payload. See <i>Built-In Self Test</i> for more information. Leave Open if unused. Route to test point (pad) recommended.
OEN	5	Input LVCMOS w/ pulldown	Output Enable Input Refer to Table 3.
OSS_SEL	4	Input LVCMOS w/ pulldown	Output Sleep State Select Pin Refer to Table 3.



Pin Functions: DS90UB914A-Q1 Deserializer (continued)

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
SEL	46	Input LVCMOS w/ pulldown	MUX Select Line SEL = L, RIN0+/- input. This selects input A as the active channel on the Deserializer. SEL = H, RIN1+/- input. This selects input B as the active channel on the Deserializer.



Pin Functions: DS90UB914A-Q1 Deserializer (continued)

PIN NAME NO.		1/0	DECODINE	
		1/0	DESCRIPTION	
FPD-Link III II	NTERFACE			
RIN0+	41	Input/Output, CML	Noninverting Differential input, bidirectional control channel. The IO must be AC-coupled with a 0.1-µF capacitor. Leave open if unused.	
RIN0-	42	Input/Output, CML	Inverting Differential input, bidirectional control channel. The IO must be AC-coupled with a 0.1- μ F capacitor. For applications using single-ended coaxial interconnect, a 0.047- μ F, AC-coupling capacitor should be placed in series with a 50- Ω resistor before terminating to GND. Leave open if unused.	
RIN1+	32	Input/Output, CML	Noninverting Differential input, bidirectional control channel. The IO must be AC-coupled with a 0.1-µF capacitor. Leave open if unused.	
RIN1-	33	Input/Output, CML	Inverting Differential input, bidirectional control channel. The IO must be AC coupled with a 0.1- μ F capacitor. For applications using single-ended coaxial interconnect, a 0.047- μ F, AC-coupling capacitor should be placed in series with a 50- Ω resistor before terminating to GND. Leave open if unused.	
RES	43,44	_	Reserved. This pin must always be tied low.	
CMLOUTP/N	38,39	Output, CML	Route to test point or leave open if unused.	
POWER AND	GROUND ⁽¹⁾	•		
VDDIO1/2/3	29, 20, 7	Power, Digital	LVCMOS I/O Buffer Power, The single-ended outputs and control input are powered from V_{DDIO} . V_{DDIO} can be connected to a 1.8 V ±5% or 3.3 V ±10%.	
VDDD	17	Power, Digital	Digital Core Power, 1.8 V ±5%.	
VDDSSCG	3	Power, Analog	SSCG PLL Power, 1.8 V ±5%.	
VDDR	36	Power, Analog	Rx Analog Power, 1.8 V ±5%.	
VDDCML0/1	40,31	Power, Analog	CML and Bidirectional control channel Drive Power, 1.8 V ±5%.	
VDDPLL	45	Power, Analog	PLL Power, 1.8 V ±5%.	
VSS	DAP	Ground, DAP	DAP must be grounded. DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connected to the ground plane (GND) with at least 16 vias.	

⁽¹⁾ See Power-Up Requirements and PDB Pin.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage – V _{DD_n} (1.8 V)	-0.3	2.5	V
Supply voltage – V _{DDIO}	-0.3	4	V
LVCMOS input voltage	-0.3	$V_{DDIO} + 0.3$	V
CML receiver I/O voltage (V _{DD})	-0.3	$V_{DD} + 0.3$	V
Junction temperature		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per AEC Q100-0	AEC Q100-002 ⁽¹⁾	±8000		
		Charged device model (CDM), pe	er AEC Q100-011	±1000	
	Electrostatic discharge $ \begin{cases} (IEC \ 61000\text{-}4\text{-}2) & \text{Air Discharge} \\ (DOUT+, \ DOUT-, \ RIN+, \ RIN-) \end{cases} $ $ \begin{cases} R_D = 330 \ \Omega, \ C_S = 150 \text{pF} \\ (ISO10605) \\ R_D = 330 \ \Omega, \ C_S = 150/330 \ \text{pF} \\ R_D = 2 \ K\Omega, \ C_S = 150/330 \ \text{pF} \end{cases} $ $ \begin{cases} Air \ Discharge \\ (DOUT+, \ DOUT-, \ RIN+, \ RIN-) \end{cases} $ $ \begin{cases} Air \ Discharge \\ (DOUT+, \ DOUT-, \ RIN+, \ RIN-) \end{cases} $ $ \begin{cases} Air \ Discharge \\ (DOUT+, \ DOUT-, \ RIN+, \ RIN-) \end{cases} $ $ \begin{cases} Air \ Discharge \\ (DOUT+, \ DOUT-, \ RIN+, \ RIN-) \end{cases} $	3	±25000		
V _(ESD)		$R_D = 330 \ \Omega, \ C_s = 150pF$	S	±8000	V
		S .	±15000		
		<u> </u>	±7000		

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
Supply Voltage (V _{DD_n})	Supply Voltage (V _{DD_n})		1.8	1.89	V	
LVCMOS Supply Voltage (V _{DDIO} = 1.8 V) OR		1.71	1.8	1.89	\/	
LVCMOS Supply Voltage (V _{DDIO} = 3.3 V)	3	3.3	3.6	V	
	V _{DD_n} (1.8 V)			25		
Supply Noise ⁽¹⁾	V _{DDIO} (1.8 V)			25	mVp-p	
	V _{DDIO} (3.3 V)			50		
Power-Over-Coax Supply	f = 30 Hz - 1 KHz, t_{rise} > 100 μ s Measured differentially between DOUT+ and DOUT– (coax mode only)		10		mVp-p	
Noise	f = 1 KHz - 50 MHz Measured differentially between DOUT+ and DOUT- (coax mode only)		10		mVp-p	
Operating Free Air Temperature (T _A)		-40	25	105	°C	
PCLK Clock Frequency		25		100	MHz	

¹⁾ Supply noise testing was done with minimum capacitors (as shown on *Pin Configuration and Functions* and Figure 34 on the PCB. A sinusoidal signal is AC coupled to the V_{DD_n} (1.8 V) supply with amplitude = 25 mVp-p measured at the device V_{DD_n} pins. Bit error rate testing of input to the Ser and output of the Des with 10-meter cable shows no error when the noise frequency on the Ser is less than 1 MHz. The Des on the other hand shows no error when the noise frequency is less than 750 kHz.



7.4 Thermal Information

		DS90UB914A-Q1	
	THERMAL METRIC ⁽¹⁾	RHS (WQFN)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	29.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	10.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
LVCMO	S DC SPECIFICATIONS 3.3-	V I/O (DES OUTPUTS, GF	PIO, CONTROL INPUT	S AND OUTPUTS)			
V _{IH}	High Level Input Voltage	V _{IN} = 3 V to 3.6 V		2		V_{IN}	٧
V _{IL}	Low Level Input Voltage	V _{IN} = 3 V to 3.6 V		GND		0.8	V
I _{IN}	Input Current	$V_{IN} = 0 \text{ V or } 3.6 \text{ V}, V_{IN} = 3$	3 V to 3.6 V	-20	±1	20	μΑ
V _{OH}	High Level Output Voltage	$V_{DDIO} = 3 \text{ V to } 3.6 \text{ V}, I_{OH}$	= −4 mA	2.4		V_{DDIO}	V
V _{OL}	Low Level Output Voltage	$V_{DDIO} = 3 \text{ V to } 3.6 \text{ V}, I_{OL} = 3 \text{ V}$	_O = 3 V to 3.6 V, I _{OL} = 4 mA			0.4	V
I _{OS}	Output Short Circuit Current	V _{OUT} = 0 V	Deserializer GPO Outputs		-15		mA
	Current		LVCMOS Outputs		-35		
I _{OZ}	TRI-STATE Output Current	PDB = 0 V, V _{OUT} = 0 V or V _{DD}	LVCMOS Outputs, GPO Outputs	-20		20	μΑ
C _{GPIO}	Pin Capacitance	GPIO [3:0]			1.5		pF
	S DC SPECIFICATIONS 1.8-	V I/O (DES OUTPUTS, GF	PIO, CONTROL INPUT	S AND OUTPUTS)			
V _{IH}	High Level Input Voltage	V _{IN} = 1.71 V to 1.89 V		0.65 V _{IN}		V_{IN}	V
V _{IL}	Low Level Input Voltage	V _{IN} = 1.71 V to 1.89 V		GND		0.35 V _{IN}	V
I _{IN}	Input Current	V _{IN} = 0 V or 1.89 V, V _{IN} =	: 1.71 V to 1.89 V	-20	±1	20	μA
V _{OH}	High Level Output Voltage	$V_{DDIO} = 1.71 \text{ V to } 1.89 \text{ V},$	I _{OH} = -4 mA	V _{DDIO} – 0.45		V_{DDIO}	V
V _{OL}	Low Level Output Voltage	$V_{DDIO} = 1.71 \text{ V to } 1.89 \text{ V}$	$I_{OL} = 4 \text{ mA}$	GND		0.45	٧
I _{OS}	Output Short Circuit	V _{OUT} = 0 V	Deserializer GPO Outputs		-11		mA
	Current		LVCMOS Outputs		-17		
l _{OZ}	TRI-STATE Output Current	PDB = 0 V, V _{OUT} = 0 V or V _{DD}	LVCMOS Outputs, GPO Outputs	-20		20	μΑ
C _{GPIO}	Pin Capacitance	GPIO [3:0]			1.5		pF

⁽¹⁾ The Electrical Characteristics tables list verified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not verified.

⁽²⁾ Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

⁽³⁾ Typical values represent most likely parametric norms at 1.8 V or 3.3 V, T_A = 25°C, and at the Recommended Operation Conditions at the time of product characterization and are not verified.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CML RE	CEIVER DC SPECIFICATIO	NS (RIN0+, RIN0-, RIN1+, RIN1-)	1			
I _{IN}	Input Current	$V_{IN} = V_{DD}$ or 0 V, $V_{DD} = 1.89$ V,	-20	1	20	μΑ
D	Differential Internal Termination Resistance	Differential across RIN+ and RIN-	80	100	120	Ω
R _T	Single-ended Termination Resistance	RIN+ or RIN-	40	50	60	22
V_{ID}	Differential Input Voltage	Back Channel Disabled, (Figure 4)	210			mV
V _{IN}	Single-Ended Input Voltage	Back Channel Disabled, (Figure 4)	105			mV
f_{BC}	Back Channel Frequency ⁽⁴⁾		3.3		4.2	MHz
V _{OD-BC}	Back Channel Differential Output Voltage		350		540	mV
V _{OUT-BC}	Back Channel Single- Ended Output Voltage		182		270	mV
CML MO	NITOR OUTPUT DRIVER S	PECIFICATIONS (CMLOUTP, CMLOUTN)				
E _w	Differential Output Eye Opening ⁽⁵⁾	R _L = 100 Ω		0.45		UI
E _H	Differential Output Eye Height	Jitter Frequency > f/15 (Figure 9)		200		mV

The back channel frequency (MHz) listed is the frequency of the internal clock used to generate the encoded back channel data stream. The data rate (Mbps) of the encoded back channel stream is the back channel frequency divided by 2.

10-bit mode: 1 UI = 1 / (PCLK_Freq. /2 x 28)
12-bit HF mode: 1 UI = 1 / (PCLK_Freq. x 2/3 x 28)
12-bit LF mode: 1 UI = 1 / (PCLK_Freq. x 2/3 x 28)

UI - Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER		NDITIONS	MIN TYP	MAX	UNIT
DESERI	ALIZER SUPPLY CURREN	NT				
			f = 100 MHz, 10-bit mode	22	42	
		V _{DDIO} =1.89 V C _L =8 pF Worst Case Pattern	f = 75 MHz, 12-bit high freq mode	19	39	mA
		Words Gado Falloni	f = 50 MHz, 12-bit low freq mode	16	32	
		V 4.00 V	f = 100 MHz, 10-bit mode	15		
		V _{DDIO} =1.89 V C _L =8 pF Random Pattern	f = 75 MHz, 12-bit high freq mode	12		mA
			f = 50 MHz, 12-bit low freq mode	10		
		V 26V	f = 100 MHz, 10-bit mode	42	55	
		V _{DDIO} =3.6 V C _L =8 pF Worst Case Pattern	f = 75 MHz, 12-bit high freq mode	37	50	mA
			f = 50 MHz, 12-bit low freq mode	25	38	
	Deserializer (Rx) Total Supply Current (includes load current)	V _{DDIO} = 3.6 V	f = 100 MHz, 10-bit mode	35		
		C _L = 8 pF Random Pattern	f = 75 MHz, 12-bit high freq mode	30		mA
I _{DDIOR}			f = 50 MHz, 12-bit low freq mode	18		
ODIOR		V _{DDIO} = 1.89 V C _L = 4 pF Worst Case Pattern	f = 100 MHz, 10-bit mode	15		mA mA
			f = 75 MHz, 12-bit high freq mode	11		
			f = 50 MHz, 12-bit low freq mode	16		
		V 4.00 V	f = 100 MHz, 10-bit mode	8		
		V _{DDIO} = 1.89 V C _L = 4 pF Random Pattern	f = 75 MHz, 12-bit high freq mode	4		
			f = 50 MHz, 12-bit low freq mode	9		
		V - 36 V	f = 100 MHz, 10-bit mode	36		
		V_{DDIO} = 3.6 V C_L = 4 pF Worst Case Pattern	f = 75 MHz, 12-bit high freq mode	29		mA
			f = 50 MHz, 12-bit low freq mode	20		
		V 26V	f = 100 MHz, 10-bit mode	29		
		V _{DDIO} = 3.6 V C _L = 4 pF Random Pattern	f = 75 MHz, 12-bit high freq mode	22		mA
		2.00	f = 50 MHz, 12-bit low freq mode	13		



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)(3)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
			f = 100 MHz, 10-bit mode		64	110	
		$V_{DD_n} = 1.89 \text{ V}$ $C_L = 4 \text{ pF}$ Worst Case Pattern	f = 75 MHz, 12-bit high freq mode		67 114		
	Deserializer (Rx) V _{DD_n}		f = 50 MHz, 12-bit low freq mode		63	96	mA
I _{DDR}	Supply Current (includes load current)	oad current)	f = 100 MHz, 10-bit mode		69		mA
		$V_{DD_{-n}}$ = 1.89 V C_L = 4 pF Random Pattern	f = 75 MHz, 12-bit high freq mode		71		
			f = 50 MHz, 12-bit low freq mode		67		
	Deserializer (Rx) Supply	PDB = 0 V, All other LVCMOS Inputs=0 V	V _{DDIO} = 1.89 V Default Registers		42	900	
I _{DDRZ}	Current Power Down	PDB = 0 V, All other LVCMOS Inputs = 0 V	V _{DDIO} =3.6 V Default Registers		42	900	μΑ
	Deserializer (Rx) V _{DDIO}	upply Current Power I VCMOS Inputs = 0 V	V _{DDIO} = 1.89 V		8	40	
I _{DDIORZ}	Supply Current Power Down		V _{DDIO} = 3.6 V		360	800	μA



7.6 AC Timing Specifications (SCL, SDA) - I²C-Compatible

Over recommended supply and temperature ranges unless otherwise specified. (See Figure 2)

			MIN	NOM	MAX	UNIT
RECOMI	MENDED INPUT TIMING REQUIREMENTS	}				
ı	SCL Clock Frequency	Standard Mode			100	kHz
f _{SCL}	SCE Clock Frequency	Fast Mode			400	kHz
	SCL Low Period	Standard Mode	4.7			μs
t _{LOW}	SCL LOW Pellod	Fast Mode	1.3			μs
	SCI High Doring	Standard Mode	4			μs
t _{HIGH}	SCL High Period	Fast Mode	0.6			μs
t _{HD:STA}	Hold time for a start or a repeated start	Standard Mode	4			μs
	condition	Fast Mode	0.6			μs
t _{SU:STA}	Set Up time for a start or a repeated start condition	Standard Mode	4.7			μs
		Fast Mode	0.6			μs
	Data Hold Time	Standard Mode	0		3.45	μs
t _{HD:DAT}		Fast Mode	0		900	ns
	Data Sat Un Tima	Standard Mode	250			ns
t _{SU:DAT}	Data Set Up Time	Fast Mode	100			ns
	Cat I in Time for CTOD Condition	Standard Mode	4			μs
t _{SU:STO}	Set Up Time for STOP Condition	Fast Mode	0.6			μs
	Due Free time between Step and Start	Standard Mode	4.7			μs
t _{BUF}	Bus Free time between Stop and Start	Fast Mode	1.3			μs
	COL 9 CDA Bigg Time	Standard Mode			1000	ns
t _r	SCL & SDA Rise Time	Fast Mode			300	ns
	COL 9 CDA Foll Time	Standard Mode			300	ns
t _f	SCL & SDA Fall Time	Fast Mode			300	ns



7.7 Bidirectional Control Bus DC Timing Specifications (SCL, SDA) - I²C-Compatible

Over recommended supply and temperature ranges unless otherwise specified⁽¹⁾

			MIN	NOM	MAX	UNIT
RECOM	MMENDED INPUT TIMING REQUIR	EMENTS				
V _{IH}	Input High Level	SDA and SCL	0.7 × V _{DDIO}		V _{DDIO}	V
V _{IL}	Input Low Level	SDA and SCL	GND		0.3 × V _{DDIO}	V
V_{HY}	Input Hysteresis			>50		mV
V	Output Low Level ⁽²⁾	SDA, $V_{DDIO} = 1.8 \text{ V}$, $I_{OL} = 0.9 \text{ mA}$	0		0.36	V
V _{OL}	Output Low Level	SDA, $V_{DDIO} = 3.3 \text{ V}$, $I_{OL} = 1.6 \text{ mA}$	0		0.4	V
I _{IN}	Input Current	SDA or SCL, V _{IN} = V _{DDIO} OR GND	-10		10	μΑ
t_R	SDA Rise Time-READ	SDA, RPU = 10 kΩ, Cb ≤ 400 pF		430		ns
t _F	SDA Fall Time-READ	(Figure 2)		20		ns
t _{SP}				50		ns
C _{IN}		SDA or SCL		<5		pF

⁽¹⁾ Specification is verified by design.

7.8 Deserializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

				MIN	NOM	MAX	UNIT
		10-bit mode 50 MHz – 100 MHz		10	Т	20	
t _{RCP}	Receiver Output Clock Period ⁽¹⁾	12-bit high frequency mode 37.5 MHz - 75MHz	PCLK (Figure 8)	13.33	Т	26.67	ns
		12-bit low frequency mode 25 MHz - 50MHz		20	Т	40	
		10-bit mode 50 MHz – 100 MHz		45%	50%	55%	
t _{PDC}	PCLK Duty Cycle	12-bit high frequency mode 37.5 MHz - 75MHz	PCLK	40%	50%	60%	
		12-bit low frequency mode 25 MHz - 50MHz		40%	50%	60%	
t _{CLH}	LVCMOS Low-to- High Transition Time	V _{DDIO} : 1.71 V to 1.89 V or 3 V to 3.6 V, C _L = 8 pF	PCLK	1.3	2	2.8	ns
t _{CHL}	LVCMOS High-to- Low Transition Time	(lumped load) Default Registers (Figure 6) ⁽²⁾	FOLK	1.3	2	2.8	115
t _{DLH}	LVCMOS Low-to- High Transition Time	V _{DDIO} : 1.71 V to 1.89 V or 3 V to 3.6 V, C _L = 8 pF	ROUT[11:0], HS, VS	1	2.5	4	ns
t _{DHL}	LVCMOS High-to- Low Transition Time	(lumped load) Default Registers (Figure 6) ⁽²⁾	ROUT[TI.0], H3, V3	1	2.5	4	115
t _{ROS}	ROUT Setup Data to PCLK ⁽¹⁾	V _{DDIO} : 1.71 V to 1.89 V or 3 V to 3.6 V, C _L = 8 pF (lumped	ROUT[11:0], HS, VS	0.38T	0.5T		
t _{ROH}	ROUT Hold Data to PCLK (1)	load), Default Registers (Figure 8)	KOUT[TT.U], HS, VS	0.38T	0.5T		

²⁾ FPD-Link device was designed primarily for point-to-point operation and a small number of attached slave devices. As such the Minimum I_{OL} pullup current is targeted to lower value than the minimum I_{OL} in the I2C specification.

⁽¹⁾ T is the period of the PCLK.

⁽²⁾ Specification is verified by characterization and is not tested in production.



Deserializer Switching Characteristics (continued)


Over recommended operating supply and temperature ranges unless otherwise specified.

				MIN	NOM	MAX	UNIT	
			10-bit mode 50 - 100 MHz	154T		158T		
t _{DD}	Deserializer Delay ⁽¹⁾	Default Registers Register 0x03h b[0] (RRFB = 1) (Figure 7) ⁽²⁾	12-bit low frequency mode 25 - 50 MHz	73T		75T		
		(Liguic 7)	12-bit high frequency mode 37.5 - 75 MHz	109T		112T		
			10-bit mode 50 - 100 MHz		15	22		
[†] DDLT	Deserializer Data Lock Time	With Adaptive Equalization (Figure 5)	12-bit low frequency mode 25 - 50 MHz		15	22	ms	
			12-bit high frequency mode 37.5 - 75 MHz		15	22		
	Receiver Clock Jitter	iver Clock Jitter PCLK SSCG[3:0] = OFF (2)	10-bit mode PCLK = 100 MHz		20	30		
t _{RCJ}			12-bit low frequency mode, PCLK = 50 MHz		22	35	ps	
			12-bit high frequency mode, PCLK = 75 MHz		45	90		
		(0) (0)	10-bit mode PCLK = 100 MHz		170	815		
t _{DPJ}	Deserializer Period Jitter		12-bit low frequency mode, PCLK = 50 MHz		180	330	ps	
			12-bit high frequency mode, PCLK = 75 MHz		300	515		
			10-bit mode PCLK = 100 MHz		440	1760		
t _{DCCJ}	Deserializer Cycle- to-Cycle Clock Jitter	PCLK SSCG[3:0] = OFF ⁽²⁾ (4)	12-bit low frequency mode, PCLK = 50 MHz		460	730	ps	
			12-bit high frequency mode, PCLK = 75 MHz		565	985		
f _{dev}	Spread Spectrum Clocking Deviation Frequency	LVCMOS Output Bus	25 MHz – 100 MHz	:	±0.5% to ±1.5%			
f _{mod}	Spread Spectrum Clocking Modulation Frequency	SC[3:0] = ON (Figure 11) ⁽²⁾	25 MHz – 100 MHz		5 to 50		kHz	

 ⁽³⁾ t_{DPJ} is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).
 (4) t_{DCCJ} is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.



7.9 Typical Characteristics



8 Parameter Measurement Information

8.1 Timing Diagrams and Test Circuits




Figure 2. Bidirectional Control Bus Timing




Figure 3. Worst Case Test Pattern for Power Consumption



Timing Diagrams and Test Circuits (continued)




Figure 4. Deserializer VID Diagram





Figure 5. Deserializer Data Lock Time



Copyright © 2016, Texas Instruments Incorporated

Figure 6. Deserializer LVCMOS Output Load and Transition Times




Figure 7. Deserializer Delay



Timing Diagrams and Test Circuits (continued)




Figure 8. Deserializer Output Setup/Hold Times




Figure 9. CML Output Driver




Figure 10. Output State (Setup and Hold) Times



Timing Diagrams and Test Circuits (continued)




Figure 11. Spread Spectrum Clock Output Profile



9 Detailed Description

9.1 Overview

The DS90UB913A-Q1 is optimized to interface with the DS90UB914A-Q1 using a $50-\Omega$ coax interface. The DS90UB913A-Q1 will also work with the DS90UB914A-Q1 using an STP interface. The DS90UB914A-Q1 can also work with the DS90UB953-Q1. DS90UB953A-Q1, or DS90UB935-Q1 in the backwards compatible mode (see the *Backwards Compatibility Modes for Operation with Parallel Output Deserializers*).


The DS90UB913A/914A FPD-Link III chipsets are intended to link mega-pixel camera imagers and video processors in ECUs. The Serializer/Deserializer chipset can operate from 25 MHz to 100 MHz pixel clock frequency. The DS90UB913A-Q1 device transforms a 10/12-bit wide parallel LVCMOS data bus along with a bidirectional control channel control bus into a single high-speed differential pair. The high speed serial bit stream contains an embedded clock and DC-balanced information which enhances signal quality to support AC coupling. The DS90UB914A-Q1 device receives the single serial data stream and converts it back into a 10/12-bit wide parallel data bus together with the control channel data bus. The DS90UB913A/914A chipsets can accept up to:

- 12-bits of DATA + 2 bits SYNC for an input PCLK range of 25 MHz to 50 MHz in the 12-bit low frequency mode. Note: No HS/VS restrictions (raw).
- 12-bits of DATA + 2 SYNC bits for an input PCLK range of 37.5 MHz to 75 MHz in the 12-bit high frequency mode. Note: No HS/VS restrictions (raw).
- 10-bits of DATA + 2 SYNC bits for an input PCLK range of 50 MHz to 100 MHz in the 10-bit mode. Note: HS/VS restricted to no more than one transition per 10 PCLK cycles.

The DS90UB914A-Q1 device has a 2:1 multiplexer which allows customers to select between two Serializer inputs. The control channel function of the DS90UB913A/DS90UB914A-Q1 chipset provides bidirectional communication between the image sensor and ECUs. The integrated bidirectional control channel transfers data bidirectionally over the same differential pair used for video data interface. This interface offers advantages over other chipsets by eliminating the need for additional wires for programming and control. The bidirectional control channel bus is controlled via an I2C port. The bidirectional control channel offers asymmetrical communication and is not dependent on video blanking intervals.

The DS90UB913A/914A chipset offer customers the choice to work with different clocking schemes. The DS90UB913A/914A chipsets can use an external oscillator as the reference clock source for the PLL (see section DS90UB913A/914A Operation With External Oscillator as Reference Clock) or PCLK from the imager as primary reference clock to the PLL (see section DS90UB913A/914A Operation With Pixel Clock From Imager as Reference Clock).

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Serial Frame Format

The High Speed Forward Channel is composed of 28 bits of data containing video data, sync signals, I2C and parity bits. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized, balanced and scrambled. The 28-bit frame structure changes in the 12-bit low frequency mode, 12-bit high frequency mode and the 10-bit mode internally and is seamless to the customer. The bidirectional control channel data is transferred over the single serial link along with the high-speed forward data. This architecture provides a full duplex low speed forward and backward path across the serial link together with a high speed forward channel without the dependence on the video blanking phase.

9.3.2 Line Rate Calculations for the DS90UB913A/914A


The DS90UB913A-Q1 device divides the clock internally by divide-by-1 in the 12-bit low frequency mode, by divide-by-2 in the 10-bit mode and by divide-by-1.5 in the 12-bit high frequency mode. Conversely, the DS90UB914A-Q1 multiplies the recovered serial clock to generate the proper pixel clock output frequency. Thus the maximum line rate in the three different modes remains 1.4 Gbps. The following are the formulae used to calculate the maximum line rate in the different modes:

- For the 12-bit low frequency mode, Line rate = f_{PCLK} × 28; for example, f_{PCLK} = 50 MHz, line rate = 50 × 28 = 1.4 Gbps
- For the 12-bit high frequency mode, Line rate = $f_{PCLK} \times (2/3) \times 28$; for example, $f_{PCLK} = 75$ MHz, line rate = $(75) \times (2/3) \times 28 = 1.4$ Gbps
- For the 10-bit mode, Line rate = $f_{PCLK}/2 \times 28$; for example, $f_{PCLK} = 100$ MHz, line rate = $(100/2) \times 28 = 1.4$ Gbps

9.3.3 Deserializer Multiplexer Input

The DS90UB914A-Q1 offers a 2:1 multiplexer that can be used to select which camera is used as the input. Figure 12 shows the operation of the 2:1 multiplexer in the Deserializer. The selection of the camera can be pin controlled as well as register controlled. Both the Deserializer inputs cannot be enabled at the same time. If the Serializer A is selected as the active Serializer, the back-channel for Deserializer A turns ON and vice versa. To switch between the two cameras, first the Serializer B has to be selected using the SEL pin/register on the Deserializer. After that the back channel driver for Deserializer B has to be enabled using the register in the Deserializer.





Copyright © 2016, Texas Instruments Incorporated

Figure 12. Using the Multiplexer on the Deserializer to Enable a Two-Camera System



9.3.4 Error Detection

The chipset provides error detection operations for validating data integrity in long distance transmission and reception. The data error detection function offers users flexibility and usability of performing bit-by-bit data transmission error checking. The error detection operating modes support data validation of the following signals:

- · Bidirectional control channel data across the serial link
- Parallel video/sync data across the serial link

The chipset provides 1 parity bit on the forward channel and 4 cyclic redundancy check (CRC) bits on the back channel for error detection purposes. The DS90UB913A/914A chipset checks the forward and back channel serial links for errors and stores the number of detected errors in two 8-bit registers in the Serializer and the Deserializer respectively.

To check parity errors on the forward channel, monitor registers 0x1A and 0x1B on the Deserializer. If there is a loss of LOCK, then the counters on registers 0x1A and 0x1B are reset. Whenever there is a parity error on the forward channel, the PASS pin will go low.

To check CRC errors on the back-channel, monitor registers 0x0A and 0x0B on the Serializer.

9.3.5 Synchronizing Multiple Cameras

For applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the General Purpose Input/Output (GPIO) pins to transmit control signals to synchronize multiple cameras together. To synchronize the cameras properly, the system controller needs to provide a field sync output (such as a vertical or frame sync signal) and the cameras must be set to accept an auxiliary sync input. The vertical synchronize signal corresponds to the start and end of a frame and the start and end of a field. Note this form of synchronization timing relationship has a non-deterministic latency. After the control data is reconstructed from the bidirectional control channel, there will be a time variation of the GPIO signals arriving at the different target devices (between the parallel links). The maximum latency delta (t1) of the GPIO data transmitted across multiple links is 25 µs.


NOTE

The user must verify that the timing variations between the different links are within their system and timing specifications.

See Figure 13 for an example of this function.

The maximum time (t1) between the rising edge of GPIO (that is, sync signal) to the time the signal arrives at Camera A and Camera B is $25 \mu s$.





Copyright © 2016, Texas Instruments Incorporated

Figure 13. Synchronizing Multiple Cameras




Figure 14. GPIO Delta Latency

9.3.6 General-Purpose I/O (GPIO) Descriptions

There are 4 GPOs on the Serializer and 4 GPIOs on the Deserializer when the DS90UB913A/914A chipsets are run off the pixel clock from the imager as the reference clock source. The GPOs on the Serializer can be configured as outputs for the input signals that are fed into the Deserializer GPIOs. In addition, the GPOs on the Serializer can behave as outputs of the local register on the Serializer. The GPIOs on the Deserializer can be configured to be the input signals feeding the GPOs (configured as outputs) on the Serializer. In addition the GPIOs on the Deserializer can be configured to behave as outputs of the local register on the Deserializer. The DS90UB913A Serializer GPOs cannot be configured as inputs for remote communication with Deserializer. If the DS90UB913A/914A chipsets are run off the external oscillator source as the reference clock, then GPO3 on the Serializer is automatically configured to be the input for the external clock and GPO2 is configured to be the output of the divide-by-2 clock which is fed into the imager as its reference clock. In this case, the GPIO2 and GPIO3 on the Deserializer can only behave as outputs of the local register on the Deserializer. The GPIO maximum switching rate is up to 66 kHz when configured for communication between Deserializer GPIO to Serializer GPO.



9.3.7 LVCMOS V_{DDIO} Option

1.8 V/3.3 V Deserializer outputs are user configurable to provide compatibility with 1.8 V and 3.3 V system interfaces.

9.3.8 EMI Reduction

9.3.8.1 Deserializer Staggered Output

The receiver staggers output switching to provide a random distribution of transitions within a defined window. Outputs transitions are distributed randomly. This minimizes the number of outputs switching simultaneously and helps to reduce supply noise. In addition it spreads the noise spectrum out reducing overall EMI.

9.3.8.2 Spread Spectrum Clock Generation (SSCG) on the Deserializer

The DS90UB914A-Q1 parallel data and clock outputs have programmable SSCG ranges from 25 MHz to 100 MHz. The modulation rate and modulation frequency variation of output spread is controlled through the SSCG control registers on the DS90UB914A-Q1 device. SSCG profiles can be generated using bits [3:0] in register 0x02 on the Deserializer.

9.3.9 Pixel Clock Edge Select (TRFB / RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0, data is strobed on the falling edge of the PCLK.




Figure 15. Programmable PCLK Strobe Select

9.3.10 Power Down


The DES has a PDB input pin to ENABLE or power down the device. Enabling PDB on the DES will disable the link to save power. If PDB = HIGH, the DES locks to the input stream and asserts the LOCK pin (HIGH) and output valid data. When PDB = LOW, all outputs are in TRI-STATE. Please refer to *Power-Up Requirements and PDB Pin* for power-up requirements.



9.4 Device Functional Modes

9.4.1 DS90UB913A/914A Operation With External Oscillator as Reference Clock

In some applications, the pixel clock that comes from the imager can have jitter which exceeds the tolerance of the DS90UB913A/914A chipsets. In this case, the DS90UB913A-Q1 device should be operated by using an external clock source as the reference clock for the DS90UB913A/914A chipsets. **This is the recommended operating mode.** The external oscillator clock output goes through a divide-by-2 circuit in the DS90UB913A-Q1 Serializer and this divided clock output is used as the reference clock for the imager. The output data and pixel clock from the imager are then fed into the DS90UB913A-Q1 device. Figure 16 shows the operation of the DS90UB13A/914A chipsets while using an external automotive grade oscillator.



Copyright © 2016, Texas Instruments Incorporated

Figure 16. DS90UB913A-Q1/914A-Q1 Operation in the External Oscillator Mode

When the DS90UB913A-Q1 device is operated using an external oscillator, the GPO3 pin on the DS90UB913A-Q1 is the input pin for the external oscillator. In applications where the DS90UB913A-Q1 device is operated from an external oscillator, the divide-by-2 circuit in the DS90UB913A-Q1 device feeds back the divided clock output to the imager device through GPO2 pin. The pixel clock to external oscillator ratios needs to be fixed for the 12-bit high frequency mode and the 10-bit mode. In the 10-bit mode, the pixel clock frequency divided by the external oscillator frequency must be 2. In the 12-bit high frequency mode, the pixel clock frequency divided by the external oscillator frequency must be 1.5. For example, if the external oscillator frequency is 48 MHz in the 10-bit mode, the pixel clock frequency of the imager needs to be twice of the external oscillator frequency, that is, 96 MHz. If the external oscillator frequency is 48MHz in the 12-bit high frequency mode, the pixel clock frequency of the imager needs to be 1.5 times of the external oscillator frequency, that is, 72 MHz. In external oscillator mode, GPO2 and GPO3 on the Serializer cannot act as the output of the input signal coming from GPIO2 or GPIO3 on the Deserializer.


Table 1. Device Functional Mode With Example XCLKIN = 48 MHz

MODE	GPIO3 XCLKIN	GPIO2 XCLKOUT = XCLKIN / 2	RATIO	INPUT PCLK FREQUENCY = XLCKIN * RATIO
10-bit	48 MHz	24 MHz	2	96 MHz
12-bit High Frequency (HF)	48 MHz	24 MHz	1.5	72 MHz
12-bit Low Frequency (LF)	48 MHz	24 MHz	1	48 MHz



9.4.2 DS90UB913A/914A Operation With Pixel Clock From Imager as Reference Clock

The DS90UB913A/914A chipsets can be operated by using the pixel clock from the imager as the reference clock. Figure 17 shows the operation of the DS90UB913A/914A chipsets using the pixel clock from the imager. If the DS90UB913A-Q1 device is operated using the pixel clock from the imager as the reference clock, then the imager uses an external oscillator as its reference clock. There are 4 GPIOs available in this mode (PCLK from imager mode).




Copyright © 2016, Texas Instruments Incorporated

Figure 17. DS90UB913A-Q1/914A-Q1 Operation in PCLK Mode



9.4.3 MODE Pin on Deserializer

The MODE pin on the Deserializer can be used to configure the device to work in the 12-bit low-frequency mode, 12-bit high-frequency mode, or the 10-bit mode of operation. Internally, the DS90UB913A/914A chipset operates in a divide-by-1 mode in the 12-bit low-frequency mode, divide-by-2 mode in the 10-bit mode and a divide-by-1.5 mode in the 12-bit high frequency mode. The pin must be pulled to V_{DD} (1.8 V, not V_{DDIO}) with a 10-k Ω resistor and a pulldown resistor R_{MODE} of the recommended value to set the different modes in the Deserializer as mentioned in Table 2. The Deserializer automatically configures the Serializer to correct mode via the back-channel. The recommended maximum resistor tolerance is 1%.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Mode Pin Configuration on DS90UB914A-Q1 Deserializer

Table 2. DS90UB914A-Q1 Deserializer MODE Resistor Value

DS90UB914A-Q1 DESERIALIZER MODE RESISTOR VALUE				
MODE SELECT	R _{MODE} RESISTOR VALUE (kΩ)			
12-bit low frequency mode 25-50 MHz PCLK, 10/12-bits DATA+ 2 SYNC. Note: No HS/VS restrictions (raw).	0			
12-bit high frequency mode 37.5-75 MHz PCLK, 10/12-bits DATA+ 2 SYNC. Note: No HS/VS restrictions (raw).	3			
10-bit mode 50–100 MHz PCLK, 10-bits DATA+ 2 SYNC. Note: HS/VS restricted to no more than one transition per 10 PCLK cycles.	11			



9.4.4 Clock-Data Recovery Status Flag (LOCK), Output Enable (OEN) and Output State Select (OSS_SEL)

When PDB is driven HIGH, the Deserializer's CDR PLL begins locking to the serial input and LOCK is TRI-STATE or LOW (depending on the value of the OEN setting). After the DS90UB914A-Q1 completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the parallel bus and PCLK outputs. The states of the outputs are based on the OEN and OSS_SEL setting (Table 3). See Figure 10.

Table 3. Output States

INPUTS			OUTPUTS				
SERIAL INPUTS	PDB	OEN	OSS_SEL	LOCK	PASS	DATA, GPIO	CLK
Х	0	Х	Х	Z	Z	Z	Z
X	1	0	0	L or H	L	L	L
X	1	0	1	L or H	Z	Z	Z
Static	1	1	0	L	L	L	L/Osc (Register Bit Enable)
Static	1	1	1	L	Previous State	L	L
Active	1	1	0	Н	L	L	L
Active	1	1	1	Н	Valid	Valid	Valid



9.4.5 Built-In Self Test

An optional At-Speed Built In Self Test (BIST) feature supports the testing of the high-speed serial link and low-speed back channel. This is useful in the prototype stage, equipment production, and in-system test and also for system diagnostics.

9.4.6 BIST Configuration and Status

The chipset can be programmed into BIST mode using either pins or registers on the DES only. By default, BIST configuration is controlled through pins. BIST can be configured via registers using BIST Control register (0x24). Pin-based configuration is defined as follows:

- BISTEN = HIGH: Enable the BIST mode, BISTEN = LOW: Disable the BIST mode.
- Deserializer GPIO0 and GPIO1: Defines the BIST clock source (PCLK vs. various frequencies of internal OSC)

3				
DESERIALIZER GPIO[0:1]	OSCILLATOR SOURCE	BIST FREQUENCY		
00	External PCLK	PCLK or External Oscillator		
01	Internal	~50 MHz		
10	Internal	~25 MHz		

Table 4. BIST Pin Configuration

Table 5. BIST Register Configuration

DS90UB914A-Q1 REG 0x24 [2:1]	10-BIT MODE	12-BIT HIGH-FREQUENCY MODE	12-BIT LOW-FREQUENCY MODE
00	PCLK	PCLK	PCLK
01	100 MHz	75 MHz	50 MHz
10	50 MHz	37.5 MHz	25 MHz
11	Reserved	Reserved	Reserved

BIST mode provides various options for the PCLK source. Either external pins (GPIO0 and GPIO1) or registers can be used to program the BIST to use external PCLK or various OSC frequencies. Refer to Table 4 for pin settings and refer to Table 7 for register settings. The BIST status can be monitored real-time on the PASS pin. For every frame with error(s), the PASS pin toggles low for one-half of the PCLK period. If two consecutive frames have errors, PASS will toggle twice to allow counting of frames with errors. Once the BIST is done, the PASS pin reflects the pass/fail status of the last BIST run only for one PCLK cycle. The status can also be read through I2C for the number of frames in errors. BIST status register retains results until it is reset by a new BIST session or a device reset. To evaluate BIST in external oscillator mode, both the external oscillator and PCLK need to be present. For all practical purposes, the BIST status can be monitored from the BIST Error Count register 0x25 on the DS90UB914A Deserializer.

9.4.7 Sample BIST Sequence

Step 1. For the DS90UB913A/914A FPD-Link III chipset, BIST Mode is enabled via the BISTEN pin of DS90UB914A-Q1 FPD-Link III deserializer. The desired clock source is selected through the deserializer GPIO0 and GPIO1 pins as shown in Table 4.

Step 2. The DS90UB913A-Q1 Serializer BIST pattern is enabled through the back channel. The BIST pattern is sent through the FPD-Link III to the deserializer. Once the serializer and deserializer are in the BIST mode and the deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking FPD-Link III serial stream. If an error in the payload is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

Step 3. To stop the BIST mode, the deserializer BISTEN pin is set LOW. The deserializer stops checking the data. The final test result is not maintained on the PASS pin. To monitor the BIST status, check the BIST Error Count register, 0x25 on the Deserializer.



Step 4. The link returns to normal operation after the deserializer BISTEN pin is low. Figure 20 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases, it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect, or by reducing signal condition enhancements (Rx equalization).




Figure 19. AT-Speed BIST System Flow Diagram




Figure 20. BIST Timing Diagram



9.5 Programming

9.5.1 Programmable Controller

An integrated I2C slave controller is embedded in the DS90UB914A-Q1 Deserializer. It must be used to configure the extra features embedded within the programmable registers or it can be used to control the set of programmable GPIOs.

9.5.2 Description of Bidirectional Control Bus and I²C Modes

The I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an external remote device (such as image sensor) through the bidirectional control channel. Register programming transactions to/from the DS90UB913A-Q1/914A-Q1 chipset are employed through the clock (SCL) and data (SDA) lines. These two signals have open drain I/Os and both lines must be pulled-up to $V_{\rm DDIO}$ by an external resistor. Pullup resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic LOW is transmitted by driving the output low. Logic HIGH is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pullup resistor values will depend upon the total bus capacitance and operating speed. The DS90UB913A/914A I2C bus data rate supports up to 400 kbps according to I2C fast mode specifications.

For further description of general I2C communication, please refer to application note *Understanding the I2C Bus* (SLVA704). For more information on choosing appropriate pullup resistor values, please refer to application note *I2C Bus Pullup Resistor Calculation* (SLVA689).




Figure 21. Write Byte




Figure 22. Read Byte




Figure 23. Basic Operation



Programming (continued)





Figure 24. Start and Stop Conditions

9.5.3 I²C Pass-Through

I2C pass-through provides a way to access remote devices at the other end of the FPD-Link III interface. This option is used to determine if an I2C instruction is transferred over to the remote I2C bus. For example, when the I2C master is connected to the deserializer and I2C pass-through is enabled on the deserializer, any I2C traffic targeted for the remote serializer or remote slave will be allowed to pass through the deserializer to reach those respective devices.

See Figure 25 for an example of this function and refer to application note: *I2C over DS90UB913/4 FPD-Link III with Bidirectional Control Channel* (SNLA222).

If master controller transmits I2C transaction for address 0xA0, the DES A with I2C pass-through enabled will transfer I2C commands to remote Camera A. The DES B with I2C pass-through disabled, any I2C commands will NOT be passed on the I2C bus to Camera B.



Copyright © 2016, Texas Instruments Incorporated

Figure 25. I²C Pass-Through



Programming (continued)

9.5.4 Slave Clock Stretching

The I2C-compatible interface allows programming of the DS90UB913A-Q1, DS90UB914A-Q1, or an external remote device (such as image sensor) through the bidirectional control. To communicate and synchronize with remote devices on the I2C bus through the bidirectional control channel/MCU, the chipset utilizes bus clock stretching (holding the SCL line low) during data transmission; where the I2C slave pulls the SCL line low on the 9th clock of every I2C transfer (before the ACK signal). The slave device will not control the clock and only stretches it until the remote peripheral has responded. The I2C master must support clock stretching to operate with the DS90UB913A/914A chipset.

9.5.5 ID[x] Address Decoder on the Deserializer

The IDx[0] and IDx[1] pins on the Deserializer are used to decode and set the physical slave address of the Deserializer (I2C only) to allow up to 16 devices on the bus using only two pins. The pins set one of 16 possible addresses for each Deserializer device. As there will be more Deserializer devices connected on the same board than Serializers, more I2C device addresses have been defined for the DS90UB914A-Q1 Deserializer than the DSDS90UB913A-Q1 Serializer. The pins must be pulled to V_{DD} (1.8 V, not V_{DDIO}) with a 10-k Ω resistor and two pulldown resistors (R_{ID0} and R_{ID1}) of the recommended value to set the physical device address. The recommended maximum resistor tolerance is 1%.




Figure 26. ID[x[Address Decoder on the Deserializer



Table 6. Resistor Values for IDx[0] and IDx[1] on DS90UB914A-Q1 Deserializer

ID[x] RESISTOR VALUE — DS90UB914A-Q1 DESERIALIZER				
RESISTOR R _{ID1} (kΩ) (1% TOLERANCE)	RESISTOR R _{ID0} (kΩ) (1% TOLERANCE)	ADDRESS 7'b	ADDRESS 8'b 0 APPENDED (WRITE)	
0	0	0x60	0xC0	
0	3	0x61	0xC2	
0	11	0x62	0xC4	
0	100	0x63	0xC6	
3	0	0x64	0xC8	
3	3	0x65	0xCA	
3	11	0x66	0XCC	
3	100	0x67	0XCE	
11	0	0x68	0XD0	
11	3	0x69	0XD2	
11	11	0x6A	0XD4	
11	100	0x6B	0XD6	
100	0	0x6C	0XD8	
100	3	0x6D	0XDA	
100	11	0x6E	0XDC	
100	100	0x6F	0XDE	

9.5.6 Multiple Device Addressing


Some applications require multiple camera devices with the same fixed address to be accessed on the same I2C bus. The DS90UB914A provides slave ID matching/aliasing to generate different target slave addresses when connecting more than two identical devices together on the same bus. This allows the slave devices to be independently addressed. Each device connected to the bus is addressable through a unique ID by programming of the Slave alias register on Deserializer. This will remap the Slave alias address to the target SLAVE_ID address; up to 1 ID Alias is supported when slaves are attached to the DS90UB914A deserializer The ECU Controller must keep track of the list of I2C peripherals in order to properly address the target device.

See Figure 27 for an example of this function.

- ECU is the I2C master and has an I2C master interface
- The I2C interfaces in DES A and DES B are both slave interfaces
- The I2C protocol is bridged from DES A to SER A and from DES B to SER B
- The I2C interfaces in SER A and SER B are both master interfaces

If master controller transmits I2C slave 0xA0, DES A (address 0xC0), with pass through enabled, will forward the transaction to remote Camera A. If the controller transmits slave address 0xA4, the DES B 0xC2 will recognize that 0xA4 is mapped to 0xA0 and will be transmitted to the remote Camera B. If controller sends command to address 0xA6, the DES B (address 0xC2), with pass through enabled, will forward the transaction to slave device 0xA2.





Copyright © 2016, Texas Instruments Incorporated

Figure 27. Multiple Device Addressing



9.6 Register Maps

In the register definitions under the TYPE and DEFAULT heading, the following definitions apply:

- R = Read only access
- R/W = Read / Write access
- R/RC = Read only access, Read to Clear
- (R/W)/SC = Read / Write access, Self-Clearing bit
- (R/W)/S = Read / Write access, Set based on strap pin configuration at startup
- LL = Latched Low and held until read
- LH = Latched High and held until read
- S = Set based on strap pin configuration at startup

Table 7. DS90UB914A-Q1 Control Registers⁽¹⁾

ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
0x00	I2C Device ID	7:1	DEVICE ID	R/W	0xC0'h	7-bit address of Deserializer; 0x60'h. (110_0000'b) default
UXUU	12C Device ID	0	Deserializer ID Select	R/W	(1100_0000'b)	Deserializer Device ID is set from ID[x]. Register I2C Device ID overrides ID[x].
		7:6	RSVD	R/W	0x0	Reserved.
		5	ANAPWDN	R/W	0	This register can be set only through local I2C access. 1: Analog power down: Powers down the analog block in the Serializer. 0: No effect.
		4:3	RSVD	R/W	0x0	Reserved.
0x01	Reset	2	BC Enable	R/W	1	Back Channel Enable 0: Disable 1: Enable
		1	Digital Reset 1	R/W	0	Digital Reset Resets the entire digital block except registers. This bit is self-clearing. 1: Reset. 0: No effect.
		0	Digital Reset 0	R/W	0	Digital Reset Resets the entire digital block including registers. This bit is self-clearing. 1: Reset. 0: No effect.



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
		7:6	RSVD	R/W	0x0	Reserved.
		5	Auto-Clock	R/W	0	1: Output PCLK or OSC clock when not LOCKED. 0: Only PCLK.
		4	SSCG LFMODE	R/W	0	1: Selects 8x mode for 10-18 MHz frequency range in SSCG. 0: SSCG running at 4X mode.
0x02	0x02 General Configuration 0	3:0	SSCG	R/W	0	SSCG Select. 0000: Normal Operation, SSCG OFF. 0001: fmod (Hz) PCLK/2168, fdev ±0.50%. 0010: fmod (Hz) PCLK/2168, fdev ±1.00%. 0011: fmod (Hz) PCLK/2168, fdev ±1.50%. 0100: fmod (Hz) PCLK/2168, fdev ±2.00%. 0101: fmod (Hz) PCLK/2168, fdev ±2.00%. 0101: fmod (Hz) PCLK/1300, fdev ±0.50%. 0110: fmod (Hz) PCLK/1300, fdev ±1.00%. 0111: fmod (Hz) PCLK/1300, fdev ±1.50%. 1000: fmod (Hz) PCLK/1300, fdev ±2.00%. 1001: fmod (Hz) PCLK/868, fdev ±0.50%. 1010: fmod (Hz) PCLK/868, fdev ±1.50%. 1100: fmod (Hz) PCLK/868, fdev ±1.50%. 1101: fmod (Hz) PCLK/868, fdev ±2.00%. 1111: fmod (Hz) PCLK/850, fdev ±0.50%. 1111: fmod (Hz) PCLK/650, fdev ±1.00%. Note: This register should be changed only after disabling SSCG.
		7	RX Parity Checker Enable	R/W	1	Forward Channel Parity Checker Enable. 1: Enable. 0: Disable.
		6	TX CRC Checker Enable	R/W	1	Back Channel CRC Generator Enable. 1: Enable. 0: Disable.
		5	V _{DDIO} Control	R/W	1	Auto voltage control. 1: Enable (auto detect mode). 0: Disable.
		4	V _{DDIO} Mode	R/W	0	V _{DDIO} voltage set. 1: 3.3 V 0: 1.8 V
	Conoral	3	I2C Pass-Through	R/W	1	I2C Pass-Through Mode. 1: Pass-Through Enabled. SER Alias 0x07 and Slave Alias 0x09- 0x17. 0: Pass-Through Disabled.
0x03	General Configuration 1	2	AUTO ACK	R/W	0	Automatically Acknowledge I2C Remote Write When enabled, I2C writes to the Serializer (or any remote I2C Slave, if I2C PASS ALL is enabled) are immediately acknowledged without waiting for the Serializer to acknowledge the write. The accesses are then remapped to address specified in 0x06. This allows I2C bus without LOCK. 1: Enable. 0: Disable.
		1	Parity Error Reset	R/W	0	Parity Error Reset, This bit is NOT self-clearing. 1: Parity Error Reset. 0: No effect.
		0	RRFB	R/W	1	Pixel Clock Edge Select. 1: Parallel Interface Data is strobed on the Rising Clock Edge. 0: Parallel Interface Data is strobed on the Falling Clock Edge.



ADDR			TVDE DEFAULT I		DESCRIPTION		
(HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION	
0x04	EQ Feature Control	7:4	EQ level - when AEQ bypass is enabled EQ setting is provided by this register	R/W	0000	Equalization gain values listed below are @ maximum line rate (1.4 Gbps). 0000 = ~16.5 dB (minimum) 0001 = ~19.0 dB 0011 = ~20.5 dB 0111 = ~22.0 dB 1111 = ~23.0 dB (maximum)	
		3:0	RSVD	R/W	0x0	Reserved.	
0x05	Forward Channel Low Frequency Gain	7:0	LF GAIN	R/W	0x00	0x00: Default 0xC0: Beneficial for shorter cable (< 6 meter) applications that have system impedance mismatch. Increases signal-to-noise ratio (SNR) at low frequencies on forward channel to alleviate impedance mismatch.	
0x06	SER ID	7:1	Remote ID	R/W	0x00'h	7-bit Serializer Device ID Configures the I2C Slave ID of the remote Serializer . A value of 0 in this field disables I2C access to the remote Serializer . This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but should also assert the FREEZE DEVICE ID bit to prevent overwriting by the Bidirectional Control Channel.	
		0	Freeze Device ID	R/W	0	1: Freeze Serializer Device ID Prevent autoloading of the Serializer Device ID from the Forward Channel. The ID will be frozen at the value written. 0: Update.	
0x07	SER Alias	7:1	Serializer Alias ID	R/W	0x00'h	7-bit Remote Serializer Device Alias ID Configures the decoder for detecting transactions designated for an I2C Serializer device. The transaction will be remapped to the address specified in the SER ID register. A value of 0 in this field disables access to the remote I2C Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x08	Slave ID[0]	7:1	Slave ID0	R/W	0x00'h	7-bit Remote Slave Device ID 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID0, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x09	Slave ID[1]	7:1	Slave ID1	R/W	0x00'h	7-bit Remote Slave Device ID 1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID1, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION	
0x0A	Slave ID[2]	7:1	Slave ID2	R/W	0x00'h	7-bit Remote Slave Device ID 2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID2, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x0B	Slave ID[3]	7:1	Slave ID3	R/W	0x00'h	7-bit Remote Slave Device ID 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID3, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x0C	Slave ID[4]	7:1	Slave ID4	R/W	0x00'h	7-bit Remote Slave Device ID 4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID4, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x0D	Slave ID[5]	7:1	Slave ID5	R/W	0x00'h	7-bit Remote Slave Device ID 5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID5, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x0E	Slave ID[6]	7:1	Slave ID6	R/W	0x00'h	7-bit Remote Slave Device ID 6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID6, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	
0x0F	Slave ID[7]	7:1	Slave ID7	R/W	0x00'h	7-bit Remote Slave Device ID 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alia ID7, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
		0	RSVD	R/W	0	Reserved.	



ADDR	NAME DITO FIFE D		TVDE	DEFAULT	DESCRIPTION	
(HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
0x10	Slave Alias[0]	7:1	Slave Alias ID0	R/W	0x00'h	7-bit Remote Slave Device Alias ID 0 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID0 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x11	0x11 Slave Alias[1]		Slave Alias ID1	R/W	0x00'h	7-bit Remote Slave Device Alias ID 1 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID1 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x12	Slave Alias[2]	7:1	Slave Alias ID2	R/W	0x00'h	7-bit Remote Slave Device Alias ID 2 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID2 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x13	Slave Alias[3]	7:1	Slave Alias ID3	R/W	0x00'h	7-bit Remote Slave Device Alias ID 3 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID3 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x14	Slave Alias[4]	7:1	Slave Alias ID4	R/W	0x00'h	7-bit Remote Slave Device Alias ID 4 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID4 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.
0x15	Slave Alias[5]	7:1	Slave Alias ID5	R/W	0x00'h	7-bit Remote Slave Device Alias ID 5 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID5 register. A value of 0 in this field disables access to the remote I2C Slave.
		0	RSVD	R/W	0	Reserved.



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION	
0x16	Slave Alias[6]	7:1	Slave Alias ID6	R/W	0x00'h	7-bit Remote Slave Device Alias ID 6 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID6 register. A value of 0 in this field disables access to the remote I2C Slave.	
		0	RSVD	R/W	0	Reserved.	
0x17	Slave Alias[7]	7:1	Slave Alias ID7	R/W	0x00'h	7-bit Remote Slave Device Alias ID 7 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Serializer. The transaction will be remapped to the address specified in the Slave ID7 register. A value of 0 in this field disables access to the remote I2C Slave.	
		0	RSVD	R/W	0	Reserved.	
0x18	Parity Errors Threshold	7:0	Parity Error Threshold Byte 0	R/W	0x00'h	Parity errors threshold on the Forward channel during normal information. This sets the maximum number of parity errors that can be counted using register 0x1A. Least significant Byte.	
0x19	Parity Errors Threshold	7:0	Parity Error Threshold Byte 1	R/W	0x01'h	Parity errors threshold on the Forward channel during normal operation. This sets the maximum number of parity errors that can be counted using register 0x1B. Most significant Byte.	
0x1A	Parity Errors	7:0	Parity Error Byte 0	R	0x00'h	Number of parity errors in the Forward channel during normal operation. Least significant Byte.	
0x1B	Parity Errors	7:0	Parity Error Byte 1	R	0x00'h	Number of parity errors in the Forward channel during normal operation. Most significant Byte.	
		7:4	Rev-ID	R	0x0'h	Revision ID. 0x0: Production Revision ID.	
		3	RSVD	R	0	Reserved.	
0x1C	General Status	2	Parity Error	R	0	Parity Error detected. 1: Parity Errors detected. 0: No Parity Errors.	
		1	Signal Detect	R	0	Serial input detected. Serial input not detected.	
		0	Lock	R	0	De-Serializer CDR, PLL's clock to recovered clock frequency. 1: De-Serializer locked to recovered clock. 0: De-Serializer not locked.	



ADDR						PERCEIPTION	
(HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION	
		7	GPIO1 Output Value	R/W	0	Local GPIO Output Value This value is the output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output.	
		6	RSVD	R/W	0	Reserved.	
		5	GPIO1 Direction	R/W	1	Local GPIO Direction. 1: Input. 0: Output.	
0x1D	GPIO[1] and	4	GPIO1 Enable	R/W	1	GPIO Function Enable. 1: Enable GPIO forwarding to the serializer 0: Enable local GPIO operation	
OXID	GPIO[0] Config	3	GPIO0 Output Value	R/W	0	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output.	
		2	RSVD	R/W	0	Reserved.	
		1	GPIO0 Direction	R/W	1	Local GPIO Direction. 1: Input. 0: Output.	
		0	GPIO0 Enable	R/W	1	GPIO Function Enable. 1: Enable GPIO forwarding to the serializer 0: Enable local GPIO operation	
		7	GPIO3 Output Value	R/W	0	Local GPIO Output Value This value is the output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output.	
		6	RSVD	R/W	0	Reserved.	
		5	GPIO3 Direction	R/W	1	Local GPIO Direction. 1: Input. 0: Output.	
0x1E	GPIO[3] and	4	GPIO3 Enable	R/W	1	GPIO Function Enable. 1: Enable GPIO forwarding to the serializer 0: Enable local GPIO operation	
OXIE	GPIO[2] Config	3	GPIO2 Output Value	R/W	0	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output.	
		2	RSVD	R/W	0	Reserved.	
		1	GPIO2 Direction	R/W	1	Local GPIO Direction. 1: Input. 0: Output.	
		0	GPIO2 Enable	R/W	1	GPIO Function Enable. 1: Enable GPIO forwarding to the serializer 0: Enable local GPIO operation	



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
		7	OEN_OSS Override	R/W	0	Allows overriding OEN and OSS select coming from Pins. 1: Overrides OEN/OSS_SEL selected by pins. 0: Does NOT override OEN/OSS_SEL select by pins.
		6	OEN Select	R/W	0	OEN configuration from register.
		5	OSS Select	R/W	0	OSS_SEL configuration from register.
		4	MODE_OVERRID E	R/W	0	Allows overriding mode select bits coming from forward-channel. 1: Overrides MODE select bits. 0: Does not override MODE select bits.
	Mode and OSS	3	PIN_MODE_12-bit HF mode	R	0	Status of mode select pin.
0x1F	Mode and OSS Select	2	PIN_MODE_10-bit mode	R	0	Status of mode select pin.
		1	MODE_12-bit High Frequency	R/W	0	Selects 12-bit high frequency mode. This bit is automatically updated by the mode settings from MODE pin unless MODE_OVERRIDE is SET. 1: 12-bit high frequency mode is selected. 0: 12-bit high frequency mode is not selected. To select 12-bit low frequency mode by register override, set 0x1F[1] = 0x1F[0] = 0
		0	MODE_10-bit mode	R/W	0	Selects 10-bit mode. This bit is automatically updated by the mode settings from MODE pin unless MODE_OVERRIDE is SET. 1: Enables 10-bit mode. 0: Disables 10-bit mode.
0x20	BCC Watchdog Control	7:1	BCC Watchdog timer	R/W	0x7F'h (111_1111'b)	The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time. This field sets the Bidirectional Control Channel Watchdog Timeout value in units of 2ms. This field should not be set to 0.
		0	BCC Watchdog Timer Disable	R/W	0	Disable Bidirectional Control Channel Watchdog Timer. 1: Disables BCC Watchdog Timer operation. 0: Enables BCC Watchdog Timer operation.
0x21	I2C Control 1	7	I2C Pass-Through All	R/W	0	1: Enable Forward Control Channel pass- through of all I2C accesses to I2C IDs that do not match the Deserializer I2C ID. The I2C accesses are then remapped to address specified in register 0x06 (SER ID). 0: Enable Forward Control Channel pass- through only of I2C accesses to I2C IDs matching either the remote Serializer ID or the remote I2C IDs.
		6:4	I2C SDA Hold Time	R/W	0x1'h	Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA input relative to the SCL input. Units are 50ns.
		3:0	I2C Filter Depth	R/W	0x7'h	I2C Glitch Filter Depth This field configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 10ns.



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
		7	Forward Channel Sequence Error	R	0	Control Channel Sequence Error Detected This bit indicates a sequence error has been detected in forward control channel. 1: If this bit is set, an error may have occurred in the control channel operation. 0: No forward channel errors have been detected on the control channel.
		6	Clear Sequence Error	R/W	0	Clears the Sequence Error Detect bit. No effect.
		5	RSVD	R	0	Reserved.
	0x22 I2C Control 2	4:3	SDA Output Delay	R/W	00	SDA Output Delay This field configures output delay on the SDA output. Setting this value will increase output delay in units of 50ns. Nominal output delay values for SCL to SDA are: 00: ~350 ns 01: ~400 ns 10: ~450 ns 11: ~500 ns
0x22		2	Local Write Disable	R/W	0	Disable Remote Writes to local registers Setting this bit to a 1 will prevent remote writes to local device registers from across the control channel. This prevents writes to the Deserializer registers from an I2C master attached to the Serializer. Setting this bit does not affect remote access to I2C slaves at the Deserializer.
		1	I2C Bus Timer Speedup	R/W	0	Speed up I2C Bus Watchdog Timer. 1: Watchdog Timer expires after approximately 50 µs. 0: Watchdog Timer expires after approximately 1 s.
		0	I2C Bus Timer Disable	R/W	0	Disable I2C Bus Watchdog Timer When the I2C Watchdog Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 second, the I2C bus will assumed to be free. If SDA is low and no signaling occurs, the device will attempt to clear the bus by driving 9 clocks on SCL.
0x23	General Purpose Control	7:0	GPCR	R/W	0x00'h	Scratch Register.
		7:4	RSVD	R/W	0x0	Reserved.
0x24	BIST Control	3	BIST Pin Configuration	R/W	1	Bist Configured through Pin. 1: Bist configured through pin. 0: Bist configured through register bit "reg_24[0]".
0,24	UX24 BIST CONTROL	2:1	BIST Clock Source	R/W	00	BIST Clock Source. See Table 5
		0	BIST Enable	R/W	0	BIST Control. 1: Enabled. 0: Disabled.
0x25	Parity Error Count	7:0	BIST Error Count	R	0x00'h	Number of Forward Channel Parity errors in BIST mode.



ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION
		7:6	RSVD	R/W	00	Reserved.
	Bidirectional	5:4	RSVD	R/W	00	Reserved.
0x26	Control Channel (BCC) Tuning for Channel 0 (RIN0±)	3:2	Termination Resistance Control	R/W	00	00: 50 Ω (default) 01: 47.4 Ω 10: 45.3 Ω 11: 37.7 Ω
		1:0	RSVD	R/W	00	Reserved.
0x27	Forward Channel Tuning for Channel 0 (RIN0±)	7:0	Impedance Control	R/W	0x00	0x00: Default 0x70: Beneficial for longer cable (> 6 meter) applications that have system impedance mismatch on deserializer side.
0x28 - 0x3B				R	eserved.	
		7:2	RSVD	R/W	0x00	Reserved.
0x3C	Oscillator output divider select	1:0	OSC OUT DIVIDER SEL	R/W	00	Selects the divider for the OSC clock out on PCLK when system is not locked and selected by OEN/OSS_SEL 0x02[5]: 00: 50 M (±30%) 01: 25 M (±30%) 1X: 12.5 M (±30%)
0x3D - 0x3E				R	eserved.	
		7:5	RSVD	R/W	0x0	Reserved.
0x3F	CML Output Enable	4	CML OUT Enable	R/W	1	CML Output Driver Enable is Active-Low. 0: CML Loop-through Driver is powered up. 1: CML Loop-through Driver is powered down.
		3:0	RSVD	R/W	0x0	Reserved.
0x40	SCL High Time	7:0	SCL High Time	R/W	0x82'h (1000_0010'b)	I2C Master SCL High Time This field configures the high pulse width of the SCL output when the De-Serializer is the Master on the local I2C bus. Units are 50 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum (4 $\mu s + 0.3~\mu s$ of rise time for cases where rise time is very fast) SCL high time with the internal oscillator clock running at 26 MHz rather than the nominal 20 MHz.
0x41	SCL Low Time	7:0	SCL Low Time	R/W	0x82'h (1000_0010'b)	I2C SCL Low Time This field configures the low pulse width of the SCL output when the De-Serializer is the Master on the local I2C bus. This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 50 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum (4.7 µs + 0.3 µs of fall time for cases where fall time is very fast) SCL low time with the internal oscillator clock running at 26 MHz rather than the nominal 20 MHz.
		7:2	RSVD	R/W	0x00	Reserved.
0x42	CRC Force Error	1	Force Back Channel Error	R/W	0	This bit introduces multiple errors into Back channel frame. No effect.
		0	Force One Back Channel Error	R/W	0	This bit introduces ONLY one error into Back channel frame. Self clearing bit. No effect.
0x43 - 0x45				R	eserved.	



4555									
ADDR (HEX)	NAME	BITS	FIELD	TYPE	DEFAULT	DESCRIPTION			
		7:6	RSVD	R/W	00	Reserved.			
	Bidirectional	5:4	RSVD	R/W	00	Reserved.			
0x46	Control Channel (BCC) Tuning for Channel 1 (RIN1±)	3:2	Termination Resistance Control	R/W	00	00: 50 Ω (default) 01: 47.4 Ω 10: 45.3 Ω 11: 37.7 Ω			
		1:0	RSVD	R/W	00	Reserved.			
0x47	Forward Channel Tuning for Channel 1 (RIN1±)	7:0	Impedance Control	R/W	0x00	0x00: Default 0x70: Beneficial for longer cable (> 6 meter) applications that have system impedance mismatch on deserializer side.			
0x48 - 0x4B	Reserved.								
		7	Pin Channel SEL Override	R/W	0	0: SEL pin selects the FPD-III serial input 1: 0x4C[6] selects the FPD-III serial input			
0x4C	SEL Register	6	Channel SEL	R/W	0	0: Channel 0 is selected 1: Channel 1 is selected			
		5:0	RSVD	R/W	0x00	Reserved.			
		7	RSVD	R/W	0	Reserved.			
0x4D	AEQ Test Mode Select	6	AEQ Bypass	R/W	0	Bypass AEQ and use set manual EQ value using register 0x04.			
		5:0	RSVD	R/W	0x20	Reserved.			
0x4E	0x4E EQ Value		AEQ / Manual Eq Readback	R	0000	Read back the adaptive and manual EQ level. EQ gain values listed below are @ maximum line rate (1.4 Gbps). 0000 = ~16.5 dB (minimum) 0001 = ~19.0 dB 0011 = ~20.5 dB 0111 = ~22.0 dB 1111 = ~23.0 dB (maximum)			
		3:0	RSVD	R	0x0	Reserved.			



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The DS90UB914A was designed as a deserializer to support automotive camera designs. Automotive cameras are often located in remote positions such as bumpers or trunk lids, and a major component of the system cost is the wiring. For this reason it is desirable to minimize the wiring to the camera. This chipset allows the video data, along with a bidirectional control channel, and power to all be sent over a single coaxial cable. The chipset is also able to transmit over STP and is pin-to-pin/backwards compatible with the DS90UB914Q.


10.1.1 Power Over Coax

See application report Sending Power over Coax in DS90UB913A Designs (SNLA224) for more details.

10.1.2 Power-Up Requirements and PDB Pin

The PDB pin on the device must be ramped after the V_{DDIO} and V_{DD_n} supplies have reached their required operating voltage levels. It is recommended to assert PDB = HIGH with a control signal from a microcontroller to help ensure proper sequencing of the PDB pin after settling of the power supplies. If a microcontroller is not available, an RC filter network can be used on the PDB pin as an alternative method for asserting the PDB signal. Please refer to *Power Down* for device operation when powered down.

Common applications will tie the V_{DDIO} and $V_{DD_{-}n}$ supplies to the same power source of 1.8 V typically. This is an acceptable method for ramping the V_{DDIO} and $V_{DD_{-}n}$ supplies. The main constraint here is that the $V_{DD_{-}n}$ supply does not lead in ramping before the V_{DDIO} system supply. This is noted in Figure 28 with the requirement of $t_1 \ge 0$. V_{DDIO} should reach the expected operating voltage earlier than $V_{DD_{-}n}$ or at the same time.



⁽¹⁾ It is recommended to assert PDB = HIGH with a microcontroller rather than an RC filter network to help ensure proper sequencing of PDB pin after settling of power supplies.

Figure 28. Suggested Power-Up Sequencing



Application Information (continued)

Table 8. Power-Up Sequencing Constraints for DS90UB914A-Q1

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t ₀	V _{DDIO} Rise Time	10% to 90% of nominal voltage on rising edge. Monotonic signal ramp is required	0.05	5	ms
t ₁	V_{DDIO} to V_{DD_n} Delay	10% of rising edge (V_{DDIO}) to 10% of rising edge (V_{DD_n})	0		ms
t ₂	V _{DD_n} Rise Time	10% to 90% of nominal voltage on rising edge. Monotonic signal ramp is required. V _{PDB} < 10% of V _{DDIO}	0.05	5	ms

If the FPD-Link system is not initialized in the correct sequence, the DS90UB914A-Q1 may need to be reset with signal present at the input to the Deserializer to optimize the link:

- 1. Toggle the PDB power down reset pin, or:
- 2. Perform Digital Reset 1 writing register 0x01[1] = 1 over I2C. It resets the entire digital block except registers in the 914A. This is a self-clearing register bit.

For the case of the loss of lock from cable when disconnecting and re-connecting FPD-Link cable, it is recommended to perform either PDB reset or digital reset via I2C when lock drops.




Figure 29. Suggested Timing of PDB RESET for DS90UB914A-Q1 Deserializer

Table 9. PDB RESET Timing Constraints for DS90UB914A-Q1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t ₀	PDB minimum LOW pulse width	10% of falling edge to 10% of rising edge	2	5		ms
t ₁	Data Lock Time	90% of rising edge		15	22	ms






Figure 30. Suggested Timing of PDB vs. Local I2C Access for DS90UB914A-Q1


Table 10. PDB to I2C Delay Requirements

PARAMETER		MIN	TYP	MAX	UNIT
t ₁ PDB to I2C Re	ady	2			ms




10.1.3 AC Coupling

The SER/DES supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme. External AC-coupling capacitors must be placed in series in the FPD-Link III signal path as illustrated in Figure 31. For applications utilizing single-ended $50-\Omega$ coaxial cable, the unused data pin (DOUT–, RIN–) should utilize a $0.047-\mu$ F capacitor and should be terminated with a $50-\Omega$ resistor.



Copyright © 2016, Texas Instruments Incorporated

Figure 31. AC-Coupled Connection (STP)



Copyright © 2016, Texas Instruments Incorporated

Figure 32. AC-Coupled Connection (Coaxial)

For high-speed FPD-Link III transmissions, the smallest available package should be used for the AC-coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The I/O's require a 0.1-µF AC coupling capacitors to the line.

10.1.4 Transmission Media

The DS90UB913A/914A chipset is intended to be used in a point-to-point configuration through a shielded coaxial cable. The Serializer and Deserializer provide internal termination to minimize impedance discontinuities. The interconnect (cable and connectors) should have a differential impedance of 100 Ω , or a single-ended impedance of 50 Ω . The maximum length of cable that can be used is dependent on the quality of the cable (gauge, impedance), connector, board(discontinuities, power plane), the electrical environment (for example, power stability, ground noise, input clock jitter, PCLK frequency, etc). The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the differential eye opening of the serial data stream. A differential probe should be used to measure across the termination resistor at the CMLOUTP/N pins. Figure 9 illustrates the minimum eye width and eye height that is necessary for bit error free operation.

Please refer to *Cable Requirements for the DS90UB913A & DS90UB914A* (SNLA229) or contact TI for a channel specification regarding cable loss parameters and further details on adaptive equalizer loss compensation.

10.1.5 Adaptive Equalizer - Loss Compensation


The receiver inputs provide an adaptive equalization filter in order to compensate for signal degradation from the interconnect components. In order to determine the maximum cable reach, factors that affect signal integrity such as jitter, skew, ISI, crosstalk, etc. need to be taken into consideration. The level of equalization can also be manually selected via register controls. The adaptive equalized output can be seen using the CMLOUTP/CMLOUTN pins in the Deserializer.

If the deserializer loses LOCK, the adaptive equalizer will reset and perform the LOCK algorithm again to reacquire the video data stream being sent by the serializer.



10.2 Typical Applications

10.2.1 Coax Application



Copyright © 2016, Texas Instruments Incorporated

Figure 33. Coax Application Block Diagram

10.2.1.1 Design Requirements

For the typical coax design applications, use the following as input parameters:


Table 11. Coax Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{DDIO}	1.8 V or 3.3 V
V_{DD_n}	1.8 V
AC Coupling Capacitors for RIN±	0.1 μF, 0.047 μF (For the unused data pin, RIN-)
PCLK Frequency	50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100 MHz (10-bit)



10.2.1.2 Detailed Design Procedure

Figure 34 shows a typical connection using a Coax interface to the DS90UB914A-Q1 Deserializer.




The "Optional" components shown are provisions to provide higher system noise immunity and will therefore result in higher performance.

Copyright © 2016, Texas Instruments Incorporated


Figure 34. DS90UB914A-Q1 Typical Connection Diagram — Pin Control (Coax)



10.2.1.3 Application Curves



10.2.2 STP Application



Copyright © 2016, Texas Instruments Incorporated

Figure 37. STP Application Block Diagram

10.2.2.1 Design Requirements

For the typical STP design applications, use the following as input parameters


Table 12. STP Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{DDIO}	1.8 V or 3.3 V
V_{DD_n}	1.8 V
AC Coupling Capacitors for RIN±	0.1 μF
PCLK Frequency	50 MHz (12-bit low frequency), 75 MHz (12-bit high frequency), 100 MHz (10-bit)



10.2.2.2 Detailed Design Procedure

Figure 38 shows a typical connection using an STP interface to the DS90UB914A-Q1 Deserializer.




The "Optional" components shown are provisions to provide higher system noise immunity and will therefore result in higher performance.

Copyright © 2016, Texas Instruments Incorporated

Figure 38. DS90UB914A-Q1 Typical Connection Diagram — Pin Control (STP)



10.2.2.3 Application Curves



11 Power Supply Recommendations

This device is designed to operate from an input core voltage supply of 1.8 V. Some devices provide separate power and ground terminals for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Terminal description tables typically provide guidance on which circuit blocks are connected to which power terminal pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs. The voltage applied on V_{DDIO} (1.8 V, 3.3 V) or other power supplies making up $V_{DD_{-}n}$ (1.8 V) should be at the input pin - any board level DC drop should be compensated (i.e. ferrite beads in the path of the power supply rails).



12 Layout

12.1 Layout Guidelines

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 μ F to 0.1 μ F. Tantalum capacitors may be in the 2.2- μ F to 10- μ F range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50-µF to 100-µF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential lines of 100 Ω are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the WQFN style package is provided in TI Application Note: AN-1187 Leadless Leadframe Package (LLP).

12.1.1 Interconnect Guidelines

See AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines (SNLA008) for full details.

- Use 100 Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
 - - S = space between the pair
 - - 2S = space between pairs
 - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500 Mbps line speed
- · Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the Texas Instrument web site at: www.ti.com/lvds.



12.2 Layout Example

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown below:




Figure 41. No Pullback WQFN, Single Row Reference Diagram

Table 13. No Pullback WQFN Stencil Aperture Summary for DS90UB914A-Q1

DEVICE	PIN COUNT	MKT DWG	PCB I/O PAD SIZE (mm)	PCB PITCH (mm)	PCB DAP SIZE(mm)	STENCIL I/O APERTURE (mm)	STENCIL DAP APERTURE (mm)	NUMBER OF DAP APERTURE OPENINGS	GAP BETWEEN DAP APERTURE (Dim A mm)	
DS90UB914A-Q1	48	RHS	0.25 x 0.6	0.5	5.1 x 5.1	0.25 x 0.7	1.1 x 1.1	16	0.2	




Figure 42. 48-Pin WQFN Stencil Example of Via and Opening Placement






Figure 43. DS90UB914A-Q1 Deserializer Example Layout

The following PCB layout examples are derived from the layout design of the DS90UB914A-Q1 Evaluation Module (see *DS90UB913A-CXEVM and DS90UB914A-CXEVM User's Guide* (SNLU135)). These graphics and additional layout description are used to demonstrate both proper routing and proper solder techniques when designing in this Deserializer.



13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

请参阅如下相关文档:

- 《DS90UB913A-CXEVM 和 DS90UB914A-CXEVM 修订版 A 用户指南》(SNLU135)
- 《通过具有双向控制通道的 DS90UB913/4 FPD-Link III 进行 I2C 通信》 (SNLA222)
- 《在 DS90UB913A 设计中进行同轴电缆供电》(SNLS224)
- FPD-Link 学习中心
- 《可与并行输出解串器搭配运行的后向兼容模式》
- 《I2C 总线上拉电阻计算》
- 《焊接规格应用报告》(SNOA549)
- 《IC 封装热度量指标应用报告》(SPRA953)
- 《无引线框架封装 (LLP) 应用报告》(SNOA401)
- 《LVDS 用户手册》(SNLA187)
- 《DS90UB913A 和 DS90UB914A 的电缆要求》(SNLA229)
- 《一种适用于 FPD-Link III SerDes 的 EMC/EMI 系统设计和测试方法》
- 《按照车用 EMC/EMI 要求进行成功设计的 10 个技巧》

13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的*通知我*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS90UB914ATRHSJQ1	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB914AQ	Samples
DS90UB914ATRHSRQ1	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB914AQ	Samples
DS90UB914ATRHSTQ1	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	UB914AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90UB914ATRHSJQ1	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UB914ATRHSRQ1	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UB914ATRHSTQ1	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90UB914ATRHSJQ1	WQFN	RHS	48	2500	356.0	356.0	35.0
DS90UB914ATRHSRQ1	WQFN	RHS	48	1000	356.0	356.0	35.0
DS90UB914ATRHSTQ1	WQFN	RHS	48	250	208.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司