



## LM5021 AC-DC 电流模式 PWM 控制器

### 1 特性

- 超低启动电流（最大值为 25 $\mu$ A）
- 电流模式控制
- 跳周期模式，可降低待机功耗
- 单电阻可编程振荡器
- 同步振荡器
- 可调软启动
- 集成 0.7A 峰值电流栅极驱动器
- 直接光耦合器接口
- 最大占空比限制（LM5021-1 为 80%，LM5021-2 为 50%）
- 斜率补偿（仅限 LM5021-1）
- 带滞后的欠压锁定 (UVLO) 保护
- 逐周期过流保护
- 针对持续过载保护的断续模式
- 电流感测信号的前缘消隐
- 封装：超薄小外形尺寸 (VSSOP-8) 或塑料双列直插式 (PDIP-8) 封装

### 2 应用

- 断续导通模式 (DCM)/连续导通模式 (CCM) 反激转换器
- 工业电源转换
- 智能电表和音频放大器的开关模式电源 (SMPS)
- 楼宇自动化和白色家电 SMPS
- 隔离电信电源

### 3 说明


LM5021 离线式脉宽调制 (PWM) 控制器包含有实现采用电流模式控制的高效离线式单端反激/正激电源转换器所需的所有特性。LM5021 包含超低 (25 $\mu$ A) 启动电流特性，可最大程度降低高压启动网络中的功耗。跳周期模式可降低轻负载条件下的功耗，从而实现节能应用（ENERGY STAR®、CECP 等）。附加特性包括欠压锁定、逐周期电流限制、断续模式过载保护、斜率补偿、软启动和振荡器同步功能。这款高性能 8 引脚 IC 的总传播延迟不到 100ns，并且能够通过单个电阻设定 1MHz 的振荡器。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
LM5021	VSSOP (8)	3.00mm × 3.00mm
	PDIP (8)	9.81mm × 6.35mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

简化应用示意图



## 目录

<b>1</b>	<b>特性</b> .....	<b>1</b>	7.3	Feature Description .....	<b>11</b>
<b>2</b>	<b>应用</b> .....	<b>1</b>	7.4	Device Functional Modes .....	<b>16</b>
<b>3</b>	<b>说明</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>17</b>
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	8.1	Application Information .....	<b>17</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.2	Typical Application .....	<b>19</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>26</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>26</b>
6.2	ESD Ratings .....	<b>4</b>	10.1	Layout Guidelines .....	<b>26</b>
6.3	Recommended Operation Conditions .....	<b>4</b>	10.2	Layout Example .....	<b>27</b>
6.4	Thermal Information .....	<b>4</b>	<b>11</b>	<b>器件和文档支持</b> .....	<b>28</b>
6.5	Electrical Characteristics .....	<b>5</b>	11.1	商标 .....	<b>28</b>
6.6	Typical Performance Characteristics .....	<b>7</b>	11.2	静电放电警告 .....	<b>28</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>9</b>	11.3	Glossary .....	<b>28</b>
7.1	Overview .....	<b>9</b>	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>28</b>
7.2	Functional Block Diagram .....	<b>10</b>			

## 4 修订历史记录


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2013) to Revision E	Page
<ul style="list-style-type: none"> <li>已添加、更新或修改以下部分：引脚配置和功能；技术规格；详细说明；应用和实施；电源相关建议；布局；器件和文档支持以及机械、封装和可订购信息 .....</li> </ul>	<b>1</b>

Changes from Revision C (March 2013) to Revision D	Page
<ul style="list-style-type: none"> <li>Changed layout of National Data Sheet to TI format .....</li> </ul>	<b>19</b>

## 5 Pin Configuration and Functions

**8-Pin VSSOP and PDIP  
Packages DGK and P  
(Top View)**



**Pin Functions**

PIN		I/O	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	COMP	I	Control input for the Pulse Width Modulator and Hiccup comparators.	COMP pull-up is provided by an internal 5K resistor which may be used to bias an opto-coupler transistor.
2	VIN	I	Input voltage.	Input to start-up regulator. The VIN pin is clamped at 36 V by an internal zener diode.
3	VCC	O	Output only of a linear bias supply regulator. Nominally 8.5 V.	VCC provides bias to controller and gate drive sections of the LM5021. An external capacitor must be connected from this pin to ground.
4	OUT	O	MOSFET gate driver output.	High current output to the external MOSFET gate input with source/sink current capability of 0.3 A and 0.7 A respectively.
5	GND	—	Ground return.	
6	CS	I	Current Sense input.	Current sense input for current mode control and over-current protection. Current limiting is accomplished using a dedicated current sense comparator. If the CS comparator input exceeds 0.5 V the OUT pin switches low for cycle-by-cycle current limit. CS is held low for 90ns after OUT switches high to blank the leading edge current spike.
7	RT / SYNC	O	Oscillator timing resistor pin and synchronization input.	An external resistor connected from RT to GND sets the oscillator frequency. This pin will also accept synchronization pulses from an external clock.
8	SS	O	Soft-start / Hiccup time	An external capacitor and an internal 22 $\mu$ A current source set the soft-start ramp. The soft-start capacitor controls both the soft-start rate and the hiccup mode period.

## 6 Specifications

### 6.1 Absolute Maximum Ratings <sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN to GND	−0.3	30	V
VIN Clamp Continuous Current		5	mA
CS to GND	−0.3	1.25	V
RT to GND	−0.3	5.5	V
All other pins to GND	−0.3	7.0	V
Operating Junction Temperature		150	
Storage temperature range, T <sub>stg</sub>	−65	150	°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. [Recommended Operation Conditions](#) are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the [Electrical Characteristics](#).
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

### 6.2 ESD Ratings

	VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operation Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VIN Voltage <sup>(1)</sup>	8	30	V
Junction Temperature	−40	125	°C

- (1) After initial turn-on at VIN = 20 V.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM5021		UNIT
		DGK	P	
		8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	163.3	53.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.7	42.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	83.2	30.6	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.9	20.1	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	81.9	30.5	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

MIN and MAX limits apply  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ . Unless otherwise specified:  $T_J = +25^{\circ}\text{C}$ ,  $V_{IN} = 15\text{ V}$ ,  $R_T = 44.2\text{ k}\Omega$ .<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STARTUP CIRCUIT</b>						
$I_{ST}$	Start up current	Before VCC Enable		18	25	$\mu\text{A}$
$V_{VIN\_EN}$	VCC Regulator enable threshold		17	20	23	V
$V_{VIN\_DIS}$	VCC Regulator disable threshold			7.25		V
$V_{VIN\_CMP}$	VIN ESD clamp voltage	$I = 5\text{ mA}$	30	36	40	V
$I_{VIN}$	Operating supply current	COMP = 0 VDC		2.5	3.75	mA
<b>VCC SUPPLY</b>						
$V_{VCC\_EN}$	Controller enable threshold		6.5	7	7.5	V
$V_{VCC\_DIS}$	Controller disable threshold		5.3	5.8	6.3	V
$V_{VCC}$	VCC regulated output	No External Load	8	8.5	9	V
$V_{VCC\_DO}$	VCC dropout voltage ( $V_{IN} - V_{VCC}$ )	$I = 5\text{ mA}$		1.7		V
$I_{VCC\_LIM}$	VCC regulator current limit	$V_{VCC} = 7.5\text{ V}$ <sup>(2)</sup>	15	22		mA
<b>SKIP CYCLE MODE COMPARATOR</b>						
$V_{SKP}$	Skip cycle mode enable threshold	$\frac{1}{3} [\text{COMP} - 1.25\text{ V}]$	75	125	175	mV
$V_{SKP\_HYS}$	Skip cycle mode hysteresis			5		mV
<b>CURRENT LIMIT</b>						
$t_{CS\_DLY}$	CS limit to OUT delay	CS stepped from 0 to 0.6 V, time to OUT transition low, $C_{load} = 0$		35		ns
$V_{CS\_MAX}$	CS limit threshold		0.45	0.5	0.55	V
$t_{LEB}$	Leading edge blanking time			90		ns
$R_{CS\_BNK}$	CS blanking sinking impedance			35	55	$\Omega$
<b>SOFT-START</b>						
$V_{SS\_OCV}$	SS pin open-circuit voltage		4.3	5.2	6.1	V
$I_{SS}$	Soft-start current source		15	22	30	$\mu\text{A}$
$V_{SS\_OFF}$	Soft-start to COMP offset		0.35	0.55	0.75	V
$R_{COMP}$	COMP sinking impedance	During SS ramp		60		$\Omega$
<b>OSCILLATOR</b>						
$F_{OSC}$	Frequency1 ( $R_T = 44.2\text{K}$ )		135	150	165	kHz
$F_{OSC}$	Frequency2 ( $R_T = 13.3\text{K}$ )		440	500	560	kHz
$V_{SYNC}$	Sync threshold		2.4	3.2	3.8	V
<b>PWM COMPARATOR</b>						
$t_{PWM\_DLY}$	COMP to OUT delay	COMP set to 2 V CS stepped 0 to 0.4 V, time to OUT transition low, $C_{load} = 0$		20		ns
$D_{MIN}$	Min duty cycle	COMP = 0 V			0%	
$D_{MAX}$	Max duty cycle (-1 Device)		75%	80%	85%	
$D_{MAX}$	Max duty cycle (-2 Device)			50%		
$K_{PWM}$	COMP to PWM comparator gain			0.33		
$V_{COMP\_OC}$	COMP open circuit voltage		4.2	5.1	6	V
$V_{COMP\_MAXD}$	COMP at max duty cycle			2.75		V
$I_{COMP}$	COMP short circuit current	COMP = 0 V	0.6	1.1	1.5	mA

(1) Min and Max limits are 100% production tested at  $25^{\circ}\text{C}$ . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Device thermal limitations may limit usable range.


## Electrical Characteristics (continued)

MIN and MAX limits apply  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ . Unless otherwise specified:  $T_J = +25^{\circ}\text{C}$ ,  $V_{IN} = 15\text{ V}$ ,  $R_T = 44.2\text{ k}\Omega$ .<sup>(1)</sup>


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SLOPE COMPENSATION</b>						
$V_{SLP}$	Slope comp amplitude (LM5021-1 only)	CS pin to PWM Comparator offset at maximum duty cycle	70	90	110	mV
<b>OUTPUT SECTION</b>						
$V_{OUTH}$	OUT high saturation	$I_{OUT} = 50\text{ mA}$ , $V_{CC} - OUT$		0.6	1.1	V
$V_{OUTL}$	OUT low saturation	$I_{OUT} = 100\text{ mA}$		0.3	1	V
$I_{O\_SRC}$	Peak source current	$OUT = V_{CC}/2$		0.3		A
$I_{O\_SNK}$	Peak sink current	$OUT = V_{CC}/2$		0.7		A
$t_r$	Rise time	$C_{load} = 1\text{ nF}$		25		ns
$t_f$	Fall time	$C_{load} = 1\text{ nF}$		10		ns
<b>HICCUP MODE</b>						
$V_{OVLD}$	Over load detection threshold	COMP pin	$V_{SS-OCV} - 0.8$	$V_{SS-OCV} - 0.6$	$V_{SS-OCV} - 0.4$	V
$V_{HIC}$	Hiccup mode threshold	SS pin	$V_{SS-OCV} - 0.8$	$V_{SS-OCV} - 0.6$	$V_{SS-OCV} - 0.4$	V
$V_{RST}$	Hiccup mode Restart threshold	SS pin	0.1	0.3	0.5	V
$I_{DTCS}$	Dead-time current source		0.1	0.25	0.4	$\mu\text{A}$
$I_{OVCS}$	Overload detection timer current source		6	10	14	$\mu\text{A}$

## 6.6 Typical Performance Characteristics


Unless otherwise specified:  $T_J = 25^\circ\text{C}$ .




**Figure 1. VIN Start-Up Current**




**Figure 2. VIN UVLO**




**Figure 3. VIN Current vs OUT Load**



**Figure 4. VIN Voltage Falling vs VCC Voltage**



**Figure 5. OUT Driver Current vs Temperature**



**Figure 6. Hiccup Mode Deadtime vs Softstart Capacitance**


## LM5021

ZHCSDU4E – MAY 2005 – REVISED DECEMBER 2014

[www.ti.com.cn](http://www.ti.com.cn)

### Typical Performance Characteristics (continued)

Unless otherwise specified:  $T_J = 25^\circ\text{C}$ .



**Figure 7. Output Switching Frequency vs  $R_T$**

## 7 Detailed Description

### 7.1 Overview

The LM5021 is a single ended current mode controller primarily intended for use in offline forward or flyback converters. It is also useful for boost converters. Low startup current and a wide UVLO hysteresis make low dissipation startup circuits simple to implement. An on board 7-V regulator supplies stable power for device operation and can supply external circuitry. A soft start function minimizes stresses during startup and allows the converter to come to steady state operating conditions gradually.

The device comes in two versions with different maximum duty cycles. The LM5021-1 has a maximum duty cycle of 80% while the LM5021-2 has a maximum duty cycle of 50%. For current mode control applications where the duty cycle can exceed 50%, slope compensation is implemented by simply adding a resistor between the LM5021-1 CS pin and the current sense filter capacitor.

Cycle-by-cycle overcurrent sensing provides robust protection. A 500-mV maximum current sense threshold minimizes power dissipation in supplies that sense the main switch current directly with a resistor. For a sustained overcurrent condition, the controller will enter a hiccup mode to reduce component stresses. The controller automatically restarts when the overload condition is removed.

The switching frequency is programmable using a single resistor connected from the RT pin to GND. For applications that require it, the switching frequency can be synchronized to an external clock source by capacitively coupling a pulse train into the RT pin.

Skip cycle operation is implemented to reduce input power and increase efficiency at light load conditions. For applications where this is not desirable, skip cycle operation may be disabled by adding an offset voltage to the CS pin.



## 7.3 Feature Description

### 7.3.1 PWM Comparator and Slope Compensation

The PWM comparator compares the current sense signal with the loop error voltage from the COMP pin. The COMP pin voltage is reduced by 1.25 V then attenuated by a 3:1 resistor divider. The PWM comparator input offset voltage is designed such that less than 1.25 V at the COMP pin will result in a zero duty cycle at the controller output.

For duty cycles greater than 50 percent, current mode control circuits are subject to sub-harmonic oscillation. By adding an additional fixed slope voltage ramp signal (slope compensation) to the current sense signal, this oscillation can be avoided. The LM5021-1 integrates this slope compensation by summing a ramp signal generated by the oscillator with the current sense signal. The slope compensation is generated by a current ramp driven through an internal 1.8 kΩ resistor connected to the CS pin. Additional slope compensation may be added by increasing the resistance between the current sense filter capacitor and the CS pin, thereby increasing the voltage ramp created by the oscillator current ramp. Since the LM5021-2 is not capable of duty cycles greater than 50%, there is no slope compensation feature in this device.

### 7.3.2 Current Limit and Current Sense

The LM5021 provides a cycle-by-cycle over current protection feature. Current limit is triggered by an internal current sense comparator threshold which is set at 500 mV. If the CS pin voltage plus the slope compensation voltage exceeds 500 mV, the OUT pin output pulse will be immediately terminated.

An RC filter, located near the LM5021, is recommended for the CS pin to attenuate the noise coupled from the power FET's gate to source. The CS pin capacitance is discharged at the end of each PWM clock cycle by an internal switch. The discharge switch remains on for an additional 90ns leading edge blanking interval to attenuate the current sense transient that occurs when the external power FET is turned on. In addition to providing leading edge blanking, this circuit also improves dynamic performance by discharging the current sense filter capacitor at the conclusion of every cycle.

The LM5021 CS comparator is very fast, and may respond to short duration noise pulses. Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the CS filter must be placed very close to the device and connected directly to the pins of the IC (CS and GND). If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense resistor, which should also be located close to the IC. If a current sense resistor located in the power FET's source is used for current sense, a low inductance resistor is required. In this case, all of the noise sensitive low current grounds should be connected in common near the IC and then a single connection should be made to the power ground (sense resistor ground point).

### 7.3.3 Oscillator, Shutdown and Sync Capability

A single external resistor connected between RT and GND pins sets the LM5021 oscillator frequency. The LM5021-2 device, with 50% maximum duty cycle, includes an internal flip-flop that divides the oscillator frequency by two. This method produces a precise 50% maximum duty cycle limit. Because of this frequency divider, the oscillator frequency of the LM5021-2 is actually twice the frequency of the gate drive output (OUT). For the LM5021-1 device, the oscillator frequency and the operational output frequency are the same. To set a desired output switching frequency (F<sub>sw</sub>), the RT resistor can be calculated from:

**LM5021-1:**

$$R_T = \frac{6.63 \times 10^9}{F_{sw}} \quad (1)$$

**LM5021-2:**

$$R_T = \frac{6.63 \times 10^9}{2 \times F_{sw}} \quad (2)$$

## Feature Description (continued)

The LM5021 can also be synchronized to an external clock. The external clock must have a higher frequency than the free running oscillator frequency set by the RT resistor. The clock signal should be capacitively coupled into the RT pin with a 100pF capacitor. A peak voltage level greater than 3.8 V at the RT pin is required for detection of the sync pulse. The dc voltage across the RT resistor is internally regulated at 2 V. Therefore, the ac pulse superimposed on the RT resistor must have 1.8-V or greater amplitude to successfully synchronize the oscillator. The sync pulse width should be set between 15 ns to 150 ns by the external components. The RT resistor is always required, whether the oscillator is free-running or externally synchronized. The RT resistor should be located very close to the device and connected directly to the pins of the LM5021 (RT and GND).

### 7.3.4 Gate Driver and Max Duty Cycle Limit

The LM5021 provides a gate driver (OUT), which can source peak current of 0.3A and sink 0.7A. The LM5021 is available in two duty-cycle limit options. The maximum output duty-cycle is typically 80% for the LM5021-1 option, and precisely equal to 50% for the LM5021-2 option. The maximum duty cycle function for the LM5021-2 is accomplished with an internal toggle flip-flop to ensure an accurate duty cycle limit. The internal oscillator frequency of the LM5021-2 is therefore twice the switching frequency of the PWM controller (OUT pin).

The 80% maximum duty-cycle function for the LM5021-1 is determined by the internal oscillator. For the LM5021-1 the internal oscillator frequency and the switching frequency of the PWM controller are the same.

### 7.3.5 Soft-Start

The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thus reducing start-up stresses and current surges. An internal 22  $\mu$ A current source charges an external capacitor connected to the SS pin. The capacitor voltage will ramp up slowly, limiting the COMP pin voltage and the duty cycle of the output pulses. The soft-start capacitor is also used to generate the hiccup mode delay time when the output of the switching power supply is continuously overloaded.

### 7.3.6 Hiccup Mode Overload Current Limiting

Hiccup mode is a method of protecting the power supply from over-heating and damage during an extended overload condition. When the output fault is removed the power supply will automatically restart.

Figure 8, Figure 9, and Figure 10 illustrate the equivalent circuit of the hiccup mode for LM5021 and the relevant waveforms. During start-up and in normal operation, the external soft-start capacitor  $C_{SS}$  is pulled up by a current source that delivers 22  $\mu$ A to the SS pin capacitor. In normal operation, the soft-start capacitor continues to charge and eventually reaches the saturation voltage of the current source ( $V_{SS\_OCV}$ , nominally 5.2 V). During start-up the COMP pin voltage follows the SS capacitor voltage and gradually increases the peak current delivered by the power supply. When the output of the switching power supply reaches the desired voltage, the voltage feedback amplifier takes control of the COMP signal (via the opto-coupler). In normal operation the COMP level is held at an intermediate voltage between 1.25 V and 2.75 V controlled by the voltage regulation loop. When the COMP pin voltage is below 1.25 V, the duty-cycle is zero. When the COMP level is above 2.75 V, the duty cycle will be limited by the 0.5-V threshold of cycle-by-cycle current limit comparator.

If the output of the power supply is overloaded, the voltage regulation loop demands more current by increasing the COMP pin control voltage. When the COMP pin exceeds the over voltage detection threshold ( $V_{OVL D}$ , nominally 4.6 V), the SS capacitor  $C_{SS}$  will be discharged by a 10  $\mu$ A overload detection timer current source,  $I_{OVCS}$ . If COMP remains above  $V_{OVL D}$  long enough for the SS capacitor to discharge to the Hiccup mode threshold ( $V_{HIC}$ , nominally 4.6 V), the controller enters the hiccup mode. The OUT pin is then latched low and the SS capacitor discharge current source is reduced from 10  $\mu$ A to 0.25  $\mu$ A, the dead-time current source,  $I_{DTCS}$ . The SS pin voltage is slowly reduced until it reaches the Restart threshold ( $V_{RST}$ , nominally 0.3 V). Then a new start-up sequence commences with 22  $\mu$ A current source charging the capacitor  $C_{SS}$ . The slow discharge of the SS capacitor from the Hiccup threshold to the Restart threshold provides an extended off time that reduces the overheating of components including diodes and MOSFETs due to the continuous overload. The off time during the hiccup mode can be calculated from the following equation:

$$T_{off} = \frac{C_{SS} \times (V_{HC} - V_{RST})}{I_{DTCS}} = \frac{C_{SS} \times (4.6V - 0.3V)}{0.25 \mu A} \quad (3)$$

## Feature Description (continued)

Example:

$T_{off} = 808 \text{ ms}$ , assuming the  $C_{SS}$  capacitor value is  $0.047 \mu\text{F}$

Short duration intermittent overloads will not trigger the hiccup mode. The overload duration required to trigger the hiccup response is set by the capacitor  $C_{SS}$ , the  $10 \mu\text{A}$  discharge current source and voltage difference between the saturation level of the SS pin and the Hiccup mode threshold. Figure 10 shows the waveform of SS pin with a short duration overload condition. The overload time required to enter the hiccup mode can be calculated from the following equation:

$$T_{overload} = \frac{C_{SS} \times (V_{SS\_OCV} - V_{HC})}{I_{OVCS}} = \frac{C_{SS} \times 0.6\text{V}}{10 \mu\text{A}} \quad (4)$$

Example:

$T_{overload} = 2.82 \text{ ms}$ , assuming the  $C_{SS}$  capacitor value is  $0.047 \mu\text{F}$






Figure 8. Hiccup Mode Control

## Feature Description (continued)



**Figure 9. Waveform at SS and COMP Pin due to Continuous Overload**



**Figure 10. Waveform at SS and COMP Pin due to Brief Overload**

### 7.3.7 Skip Cycle Operation


During light load conditions, the efficiency of the switching power supply typically drops as the losses associated with switching and operating bias currents of the converter become a significant percentage of the power delivered to the load. The largest component of the power loss is the switching loss associated with the gate driver and external MOSFET gate charge. Each PWM cycle consumes a finite amount of energy as the MOSFET is turned on and then turned off. These switching losses are proportional to the frequency of operation. The Skip Cycle function integrated within the LM5021 controller reduces the average switching frequency to reduce switching losses and improve efficiency during light load conditions.

When a light load condition occurs, the COMP pin voltage is reduced by the voltage feedback loop to reduce the peak current delivered by the controller. Referring to [Figure 11](#), the PWM comparator input tracks the COMP pin voltage through a 1.25 V level shift circuit and a 3:1 resistor divider. As the COMP pin voltage falls, the input to the PWM comparator falls proportionately. When the PWM comparator input falls to 125 mV, the Skip Cycle comparator detects the light load condition and disables output pulses from the controller. The controller continues to skip switching cycles until the power supply output falls and the COMP pin voltage increases to demand more output current. The number of cycles skipped will depend on the load and the response time of the


## Feature Description (continued)

frequency compensation network. Eventually the COMP voltage will increase when the voltage loop requires more current to sustain the regulated output voltage. When the PWM comparator input exceeds 130 mV (5 mV hysteresis), normal fixed frequency switching resumes. Typical power supply designs will produce a short burst of output pulses followed by a long skip cycle interval. The average switching frequency in the Skip Cycle mode can be a small fraction of the normal operating frequency of the power supply.

The skip cycle mode of operation can be disabled by adding an offset voltage to the CS pin (refer to [Figure 12](#)). A resistive divider connected to a regulated source, injecting a 125 mV offset (minimum) on the CS pin, will force the voltage at the PWM Comparator to be greater than 125 mV, disabling the Skip Cycle Comparator.



**Figure 11. Skip Cycle Control**



**Figure 12. Disabling the Skip Cycle Mode**

## 7.4 Device Functional Modes

### 7.4.1 Operation With VIN Below 20 V

When a converter is first powered up, there is typically no voltage present on the VIN pin of the controller and the controller is in a low current startup mode. In this mode, there is no activity at the OUT pin and the device is internally in a shutdown mode that consumes minimal current, typically 18  $\mu$ A. The startup circuit must be capable of supplying the maximum startup current of 25  $\mu$ A, plus additional current to charge the VIN capacitor to 20 V in any required startup time, at the minimum desired startup voltage for the converter. Once the VIN voltage reaches the startup voltage of 20 V, normal operation in soft start commences. The converter will continue to operate until the VIN voltage falls below the turn off threshold of 7.25 V.

### 7.4.2 Operation in Soft Start

Soft-start mode occurs after the VIN pin reaches the startup voltage after being below 7.25 V or after a hiccup overcurrent cycle. In this mode the reference voltage applied to the PWM comparator from the COMP pin is clamped and allowed to rise at a rate determined by the charging of a capacitor connected to the SS pin. This ramped voltage controls the amount of peak current in the power stage and allows it to increase slowly to reduce stresses on system components. When the clamp level exceeds the level required by the voltage applied to the COMP pin externally, the external feedback circuitry supplying the voltage on COMP assumes control of the power stage peak current.

### 7.4.3 Operation Under Normal Conditions

Once the converter has completed soft start, it operates at either a fixed switching frequency with the output pulse width determined by the voltage applied to the COMP pin and the ramp applied to the CS pin, or in a skip cycle mode when the converter load is light. For the normal fixed frequency mode of operation the output is set high when the oscillator starts a new clock cycle (or every other clock cycle in the LM5021-2). The CS pin is connected to the current sensing network for the converter and the voltage on that pin is compared to one-third of the voltage applied to the COMP pin less 1.25 V (see the [Functional Block Diagram](#) section) from the external error amplifier and compensation circuit. The CS pin signal should be a linearly increasing ramp proportional to the current in the power stage of the converter. The output pulse terminates when the voltage at the CS pin exceeds one-third of the voltage on COMP less 1.25 V.

### 7.4.4 Operation in Skip Cycle

During periods of minimal output power demand, the controller will operate in a skip cycle mode to reduce power consumption and increase efficiency at lighter loads. Skip cycle mode is entered when in normal operation the voltage on COMP is reduced by the external error amplifier to the point that the voltage on the PWM comparator falls below 125 mV. This will typically be about 1.625 V or lower at the COMP pin. When this mode is entered, the controller inhibits pulses on the output until the error amplifier and compensation circuit requires approximately 130 mV at the input of the PWM comparator. This is approximately 1.64 V at the COMP pin. The number and frequency of pulses in the skip cycle mode is dependent on the load and response time of the external error amplifier and compensation circuit. Skip cycle operation may be disabled by adding a 125-mV DC offset to the CS pin.

### 7.4.5 Operation at Overload

If the load on the converter increases beyond design limitations, the converter can fail due to component over stress. The LM5021 uses a fixed maximum CS pin voltage of 500 mV to limit the amount of current in the converter power stage. The output pulse will terminate when the CS pin voltage exceeds this threshold regardless of the current command voltage applied to the COMP pin. For short time duration overload events, the converter will operate normally with typically a small transient drop in output voltage that is corrected by the error amplifier when the overload is removed. If the overload is longer in duration, the error amplifier will apply higher and higher voltage to the COMP pin as the output voltage sags. If the COMP pin voltage exceeds the overload threshold of 4.6 V, the converter will enter hiccup mode.

### 7.4.6 Operation in Hiccup Mode

If during an overload, the COMP pin voltage rises above 4.6 V, hiccup mode operation is started. In this mode, the OUT pin is held low and the soft start capacitor is discharged using a 10- $\mu$ A current source. When the soft start capacitor discharges to 0.3 V, a new startup sequence begins with the controller in the soft start mode.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Startup Circuit


Referring to Figure 13, the input capacitor  $C_{VIN}$  is trickle charged through the start-up resistor  $R_{start}$ , when the rectified ac input voltage  $HV$  is applied. The  $V_{IN}$  current consumed by the LM5021 is only 18  $\mu A$  (nominal) while the capacitor  $C_{VIN}$  is initially charged to the start-up threshold. When the input voltage,  $V_{IN}$  reaches the upper  $V_{IN}$  UVLO threshold of 20 V, the internal  $V_{CC}$  linear regulator is enabled. The  $V_{CC}$  regulator will remain on until  $V_{IN}$  falls to the lower UVLO threshold of 7.25 V (12.5 V hysteresis). When the  $V_{CC}$  regulator is turned on, the external capacitor at the  $V_{CC}$  pin begins to charge. The PWM controller, soft-start circuit and gate driver are enabled when the  $V_{CC}$  voltage reaches the  $V_{CC}$  UVLO upper threshold of 7 V. The  $V_{CC}$  UVLO has 1.2 V hysteresis between the upper and lower thresholds to avoid chattering during transients on the  $V_{CC}$  pin. When the  $V_{CC}$  UVLO enables the switching power supply, energy is transferred from the primary to the secondary transformer winding(s). A bias winding, shown in Figure 13, delivers power to the  $V_{IN}$  pin to sustain the  $V_{CC}$  regulator. The voltage supplied should be from 11 V ( $V_{CC}$  regulated voltage maximum plus  $V_{CC}$  regulator dropout voltage) to 30 V (maximum operating  $V_{IN}$  voltage). The bias winding should always be connected to the  $V_{IN}$  pin as shown in Figure 13. Do not connect the bias winding to the  $V_{CC}$  pin. The start-up sequence is completed and normal operation begins when the voltage from the bias winding is sufficient to maintain  $V_{CC}$  level greater than the  $V_{CC}$  UVLO threshold (5.8 V typical).

The LM5021 is designed for ultra-low start-up current into the  $V_{IN}$  pin. To achieve this very low start-up current, the  $V_{CC}$  regulator of the LM5021 is unique as compared to the  $V_{CC}$  regulator used in other controllers of the LM5xxx family. The LM5021 is designed specifically for applications with the bias winding connected to the  $V_{IN}$  pin as shown in Figure 13.

### NOTE

It is not recommended that the bias winding be connected to the  $V_{CC}$  pin of the LM5021. Doing so can cause the device to operate incorrectly or not at all.

The size of the start-up resistor  $R_{start}$  not only affects power supply start-up time, but also power supply efficiency since the resistor dissipates power in normal operation. The ultra low start-up current of the LM5021 allows a large value  $R_{start}$  resistor (up to 3 M $\Omega$ ) for improved efficiency with reasonable start-up time.



**Figure 13. Start-Up Circuit Block Diagram**

## Application Information (continued)

### 8.1.2 Relationship Between Input Capacitor $C_{VIN}$ and VCC Capacitor $C_{VCC}$

The internal VCC linear regulator is enabled when VIN reaches 20 V. The drop in VIN due to charge transfer from  $C_{VIN}$  to  $C_{VCC}$  after the regulator is enabled can be calculated from the following equations where VIN' is the voltage on  $C_{VIN}$  immediately after the VCC regulator charges  $C_{VCC}$ .

$$\Delta V_{IN} \times C_{VIN} = \Delta V_{CC} \times C_{VCC} \quad (5)$$

$$(20 \text{ V} - V_{IN'}) C_{VIN} = 8.5 \text{ V } C_{VCC} \quad (6)$$

$$V_{IN} = 20 \text{ V} - \left( 8.5 \text{ V} \times \frac{C_{VCC}}{C_{VIN}} \right) \quad (7)$$

Assuming  $C_{VIN}$  value as 10  $\mu\text{F}$ , and  $C_{VCC}$  of 1  $\mu\text{F}$ , then the drop in VIN will be 0.85 V, or the VIN value drops to 19.15 V. The value of the VCC capacitor can be small (less than 1  $\mu\text{F}$ ) as it supplies only transient gate drive current of a short duration. The  $C_{VIN}$  capacitor must be sized to supply the gate drive current and the quiescent current of LM5021, until the transformer bias winding delivers sufficient voltage to VIN to sustain the VCC voltage.

The  $C_{VIN}$  capacitor value can be calculated from the operating VCC load current after its output voltage reaches the VCC UVLO threshold. For example, if the LM5021 is driving an external MOSFET with total gate charge (Qg) of 25nC, the average gate drive current is  $Q_g \times F_{sw}$ , where  $F_{sw}$  is the switching frequency. Assuming a switching frequency of 150KHz, the average gate drive current is 3.75 mA. Since the IC consumes approximately 2.5 mA operating current in addition to the gate current, the total current drawn from  $C_{VIN}$  capacitor is the operating current plus the gate charge current, or 6.25 mA. The  $C_{VIN}$  capacitor must supply this current for a brief time until the transformer bias winding takes over. The  $C_{VIN}$  voltage must not fall below 8.5 V during the start-up sequence or the cycle will be restarted. The maximum allowable start-up time can be calculated using the value of  $C_{VIN}$ , the change in voltage allow at VIN (19.15 V – 8.5 V) and the VCC regulator current (6.25 mA). Tmax, the maximum time allowed to energize the bias winding is:

$$T_{max} = \frac{C_{VIN} \times (19.15 \text{ V} - 8.5 \text{ V})}{6.25 \text{ mA}} = 17 \text{ ms} \quad (8)$$

If the calculated value of Tmax is too small, the value of Cin should be increased further to allow more time before the transformer bias winding takes over and delivers the operating current to the VCC regulator. Increasing  $C_{VIN}$  will increase the time from the application of the rectified ac (HV in [Figure 13](#)) to the time when VIN reaches the 20 V start threshold. The initial charging time of  $C_{VIN}$  is:

$$T_{VIN\_THRESHOLD} = R_{START} \times C_{VIN} \times \ln \left[ \left( 1 - \frac{20 \text{ V}}{HV} \right)^{-1} \right] \quad (9)$$

NOTES:  
1) Do not populate 

85Vac-130Vac Input  
180Vac for 35ms

24V/1.45A 2%  
Program  
GND  
Program pin 0V -> Vout=24V  
Program pin open -> Vout=8V

PROGRAM

### Figure 14. Typical Application Circuit

## 8.2.1 Design Requirements

DESIGN PARAMETER	VALUE
Input voltage range	85 Vac - 130 Vac
Output voltage	24 Vdc or 8 Vdc (programmable)
Output current	1.45 A <sub>dc</sub> at 24 Vdc
Switching frequency	145 kHz
Maximum duty cycle	50%
Isolation level	4 kV
Footprint	68 mm × 34 mm

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Primary Bulk Capacitance

The primary side bulk cap, C<sub>4</sub>, is selected based on the power level and the desired minimum bulk voltage level. The bulk capacitor value can be calculated as:

$$C_4 = \frac{2P_{IN} \times \left[ 0.25 + \frac{1}{\pi} \times \arcsin\left(\frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}}\right) \right]}{(2V_{IN(min)}^2 - V_{BULK(min)}^2) \times f_{LINE}}$$

where

- P<sub>IN</sub> is the maximum input power. Input power is the maximum output power divided target efficiency.
- V<sub>IN(min)</sub> is the minimum AC input voltage RMS value.
- V<sub>BULK(min)</sub> is the target minimum bulk voltage.
- f<sub>LINE</sub> is the line frequency.

(10)

Based on the equation, to achieve 70-V minimum bulk voltage, the bulk capacitor should be larger than 72 μF and 82 μF was chosen in the design.

### 8.2.2.2 Transformer

The transformer design starts with selecting a suitable switching frequency. Generally, the switching frequency selection is based on the tradeoff between the converter size and efficiency. Higher switching frequency results in smaller transformer size, but the switching losses will increase, potentially impacting efficiency. Sometimes, the switching frequency is selected to avoid certain frequencies or harmonics that could interfere with those used for communication. The frequency selection is beyond the scope of this datasheet.

EMI regulations place limits on EMI noise at 150 kHz and higher. For this design, 145 kHz is selected for the switching frequency to minimize transformer size while keeping the switching frequency below the EMI regulation band.

The transformer turns ratio can be selected based on the desired MOSFET voltage rating and diode voltage rating. Since the maximum input voltage is 130 V AC, the peak bulk voltage can be calculated as:

$$V_{BULK(max)} = \sqrt{2} \times V_{IN(max)} = 184 \text{ V} \quad (11)$$

To take advantage of the low R<sub>ds(on)</sub> of lower voltage MOSFETs, a target device rating of 400 V is selected. Considering the design margin and extra voltage ringing on the MOSFET drain, the reflected output voltage should be less than 50 V. The transformer primary to secondary (n<sub>PS</sub>) turns ratio can be selected as:

$$n_{PS} = \frac{50}{24} = 2.083 \quad (12)$$

The output rectifier diode (D<sub>4</sub>) voltage stress is also affected by the turns ratio. The stress applied to the diode is the output voltage plus the reflected input voltage. The voltage stress on the diode can be calculated as:

$$V_{D4} = \frac{V_{BULK(max)}}{n_{PS}} + V_{OUT} = \frac{184 \text{ V}}{2.083} + 24 \text{ V} = 112 \text{ V} \quad (13)$$

Considering the ringing voltage spikes always present in a switching power supply and allowing for voltage derating (normally 80% derating is used), the diode voltage rating should be higher than 150 V.

The transformer inductance selection is based on the requirement for this converter to remain in discontinuous conduction (DCM). Selecting a larger inductance would allow the converter operate in continuous conduction (CCM). CCM operation tends to increase the transformer size. The primary inductance ( $L_m$ ) can be calculated as:

$$L_m = \frac{1}{2} \frac{V_{BULK(min)}^2 \times \left( \frac{n_{PS} V_{OUT}}{V_{BULK(min)} + n_{PS} V_{OUT}} \right)^2}{50\% \times P_{IN} \times f_{SW}} \quad (14)$$

In this equation,  $f_{SW}$  is the 145-kHz switching frequency. Therefore, the transformer inductance should be selected as 85  $\mu$ H.

The auxiliary winding provides the power for LM5021 during normal operation. The auxiliary winding voltage is the output voltage reflected to the primary side. A higher reflected voltage allows the IC to quickly get energy from the transformer during startup and makes starting a heavy or highly capacitive load easier. However, a high auxiliary reflected voltage makes the IC consume more power, reducing efficiency and increasing standby power consumption. Therefore, a tradeoff is required. In this design, the auxiliary winding voltage is selected to ensure that there is enough voltage available to ensure the controller will operate when the output voltage is programmed to the lower 8-V setting. Therefore, the auxiliary winding to the output winding turns ratio is selected as:

$$n_{AS} = \frac{12V}{8V} = 1.5 \quad (15)$$

### 8.2.2.3 Main Switch FET and Output Rectifier

Based on calculated inductor value and the switching frequency, the current stress of the MOSFET (Q4) and diode (D4) can be calculated.

The peak current of Q4 can be calculated as:

$$I_{PK\_Q4} = \frac{P_{IN}}{V_{BULK(min)} \times \frac{n_{PS} V_{OUT}}{V_{BULK(min)} + n_{PS} V_{OUT}}} + \frac{1}{2} \frac{V_{BULK(min)}}{L_m} \times \frac{n_{PS} V_{OUT}}{f_{SW} \times \frac{V_{BULK(min)} + n_{PS} V_{OUT}}{V_{BULK(min)} + n_{PS} V_{OUT}}} \quad (16)$$

The peak current is 2.55 A.

The peak current in D4 is the peak current in Q4 reflected to the secondary side:

$$I_{D4} = N_{PS} \times I_{Q4} = 5.3 \text{ A} \quad (17)$$

The RMS current in Q4 can be calculated as:

$$I_{Q4\_RMS} = \sqrt{\frac{1}{3} D^3 \times \left( \frac{V_{BULK(min)}}{L_m \times f_{SW}} \right)^2 - \frac{D^2 I_{PK\_Q4} V_{BULK(min)}}{L_m \times f_{SW}} + D \times I_{PK\_Q4}^2} \quad (18)$$

Here D is the Q4 on time duty cycle at minimum bulk voltage and it can be calculated as:

$$D = \frac{n_{PS} V_{OUT}}{V_{BULK(min)} + n_{PS} V_{OUT}} \quad (19)$$

The RMS current in Q4 is 0.97 A. Therefore, STP11NK40ZFP is selected.

The average current in D4 is the output current 1.45 A. With a 150-V reverse voltage rating and a 20-A average current rating, 20CTQ150 is selected.

The output capacitor is selected based on the output voltage ripple requirement. In this design, 0.1% voltage ripple is assumed. Based on the 0.1% ripple requirement, the capacitor value can be selected based on:

$$C_{OUT} \geq \frac{I_{OUT} \times \frac{n_{PS} V_{OUT}}{V_{BULK(min)} + n_{PS} V_{OUT}}}{0.1\% \times V_{OUT} \times f_{SW}} = 180 \mu F \quad (20)$$

Considering the tolerance and temperature effect, together with the ripple current rating of the capacitors, the output capacitor is selected as two 220  $\mu$ F units in parallel.

### 8.2.2.4 Timing Resistor

The switching frequency is set by R17. From Equation 2:

$$R17 = \frac{6.63 \times 10^9}{2 \times 145000} \quad (21)$$

Choose R17 as 22.1 k as a common resistor close to the computed value.

### 8.2.2.5 Soft-Start Time

The soft start time is set by C14. This determines the rate of increase of converter primary peak current at startup. Set a time that is long enough so that the feedback loop can compensate for the transition from open loop during soft start to being closed loop as it takes over from soft start. The value is best determined experimentally after the rest of the converter is complete. For this example, 220 nF was chosen as the best fit for startup time and startup transient overshoot.

### 8.2.2.6 Current Sensing Network

The current sensing network consists of C15, R23, R22 and optionally R21. R23 sets the maximum peak current in the transformer primary. Given a peak current of 2.5 A:

$$R23 = \frac{0.5V}{2.5A} \quad (22)$$

Select R23 to be 0.2 Ω.

R22 and C15 form a pulse filter that helps provide additional immunity beyond the internal blanking time to the sudden voltage spike produced on R23 by the parasitic capacitance of the transformer and snubber network for Q4. The time constant for this filter is best determined experimentally but as a guideline should be no more than 25% of the minimum pulse width of the converter in actual operating conditions. Keeping the impedance low also helps with preventing noise coupling problems. For this converter 100 Ω and 150 pF were selected to give a time constant of 67 ns.

R21 is used to disable pulse skip mode if that is needed. To disable pulse skip mode, R21 must produce a 125 mVdc level or slightly higher at the CS pin. To calculate the required value:

$$R21 = \frac{R22}{0.125} \times VCC - R22 \quad (23)$$

Since VCC is 8 V:

$$R21 = 63 \times R22 \quad (24)$$

Select R21 to be 6.49 k to disable skip mode operation.

#### 8.2.2.6.1 Gate Drive Resistor

R16 limits the turn on and turn off speed of the power switch, Q4. The purpose for this is controlling the voltage spike at the drain of Q4 turn off. Selection of this resistor value should be done in conjunction with EMI compliance testing. Slowing the turn off time of Q4 will reduce EMI but also increase power dissipation in Q4. A general range of values to consider would be 0 Ω to 10 Ω for this converter. 4.7 Ω was chosen as the best overall solution for this converter.

#### 8.2.2.6.2 VCC Capacitor

C17 provides filtering for the internal linear regulator. Selection is somewhat arbitrary and was picked as 1 μF per recommendations above.

#### 8.2.2.6.3 Startup Circuit

The startup circuit for this converter illustrates a technique for starting the converter quickly without the need to wait for the larger VIN capacitance to be trickle charged through high impedance from the bulk voltage. It also allows the steady state impedance connected to the bulk voltage to be higher than otherwise possible, reducing power dissipation. The circuit consists of a series pass regulator (R1, R2, R5, Q1, D5 and C6) from the bulk voltage supply to VIN, a series pass regulator from the rectified AUX winding to VIN (C12, D8, Q3, R12 and D9) and a turn off circuit that turns off the bulk regulator once the converter is running (D7, R10 and Q2).

Q1 is selected for small size and the ability to withstand the maximum bulk voltage. A BSS127 is selected for its high maximum drain voltage of 600 V.

R2 is selected as 10k simply to limit current through Q1 to less than 50 mA per the BSS127 data sheet, at the maximum possible bulk voltage.

$$R2 \geq \frac{255V}{50mA} = 5.1k \quad (25)$$

The voltage the bulk regulator supplies is equal to the zener voltage of D5 less the threshold voltage of Q1, typically 4 V. Since the controller requires a maximum of 23 V to start, the zener voltage must be at least 27 V. D5 is selected as a 27 V device, BZX585-C27.

The bulk series regulator is turned on by R1 and R5. These are only required to supply enough current to bias D5 and overcome any leakage in Q2, approximately 10  $\mu$ A. To guarantee operation, bias the circuit with 25  $\mu$ A minimum.

$$R1 + R2 \leq \frac{113V - 27V}{10\mu A} \quad (26)$$

The sum of R1 and R2 must be less than 8.6 M $\Omega$ . R1 and R2 are selected as 1.5 M each for common values.

C6 is simply a time delay to soften the startup of the bulk regulator and was arbitrarily chosen as 10 nF.

Turning to the AUX regulator, D8 protects the b-e junction of Q3 while the bulk regulator is active. It is a low current device that must withstand 27 V minimum. A TS4148 was chosen for this purpose.

Q3 is the pass element for the AUX regulator and is again low current. The only requirement is that the Vce rating be greater than the maximum rectified AUX voltage of 36 V. A common MMBT2222A was chose for this function.

The voltage supplied to the controller VIN pin by the AUX regulator is determined by voltage on C13 less 1.4 V for the drop across D8 and Q3 when the voltage on C13 is less than the zener voltage of D9 or the zener voltage of D9 less 1.4 V when the voltage on C13 is higher than the zener voltage of D9. The maximum voltage supplied to the controller is the zener voltage of D9 less 1.4 V. Picking a zener voltage of 15 V lets the controller run at approximately 13.6 V under normal conditions. A BZX585-C15 is selected.

R12 provides bias for D9 and base drive for Q3. Bias for D9 is small compared to the required base drive for Q3. The current required from the regulator is the sum of the controller operating current and the drive current for Q4. The drive current for Q4 depends on the operating frequency and the total gate charge of Q4 at 13.6 V.

$$I_{REG} > I_{VIN} + I_{DRV} \quad (27)$$

$$I_{VIN} = 3.5 \text{ mA} \quad (28)$$

$$I_{DRV} = 40 \text{ nC} \times 145 \text{ kHz} = 5.8 \text{ mA} \quad (29)$$

The regulator must supply a minimum of about 9.5 mA for the controller to function. From the MMBT2222A datasheet, the minimum current gain is 75 for 10-mA collector current. The worst case base drive occurs when the output is programmed for 8 V, giving 12 V available to the collector of Q3 and to the base drive resistor R12. To get a minimum of 10 mA from the regulator requires 133  $\mu$ A of base drive current. The VIN voltage cannot fall below 7.25 V or the controller will shut down. R12 must satisfy the following relationship:

$$R12 < \frac{12V - 7.5V - 1.4V}{133\mu A} = 23.3k \quad (30)$$

R12 was picked as 22 k for this application.

The bulk regulator turn off circuit simply turns Q1 off when the voltage on C13 exceeds the zener voltage of D7 plus the b-e voltage of Q2 (0.7 V) and whatever voltage is required to get sufficient base drive through R10. The required collector current is at the maximum bulk voltage of 255 V.

$$I_{CQ2} = \frac{255V}{3M\Omega} = 85\mu A \quad (31)$$

Current gain for the selected MMBT2222A is over 100 at this level so the base drive required is only 8.5  $\mu$ A. Picking R10 as 47 k requires only an additional 400 mV on C13 to effect turn off of the bulk regulator. The bulk regulator should turn off before the voltage on C13 reaches 12 V. Picking a zener voltage of 10 V with the BZX585-C10 ensures that the bulk regulator will turn off at no more than 11.8 V.

## 8.2.3 Application Curves

All test results use 115-Vac input and 2200- $\mu$ F external load capacitance.




Figure 15. AC Inrush Current, No Load




Figure 16. Bulk Voltage, Output Voltage and Output Current




Figure 17. Output Overload Hiccup Protection




Figure 18. Output Ripple: 108 mVpp




Figure 19. Converter Efficiency




Figure 20. Typical Switching Waveforms  
Red: Q4 Drain Voltage, Yellow: Q4 Gate Voltage

All test results use 115-Vac input and 2200- $\mu$ F external load capacitance.




Figure 21. Quasi-Peak EMI Measurement, Not Done in Certified Lab




Figure 22. Average EMI measurement, Not Done in Certified Lab




Figure 23. Thermal Image, Top Side




Figure 24. Thermal Image, Bottom Side




Figure 25. Loop Response

## 9 Power Supply Recommendations

The LM5021 is designed to run from a power supply in the range of 7.25 V to 30 V connected to VIN. A capacitor is required from VIN to GND to supply startup energy for the converter. Typical values are a few  $\mu\text{F}$  to a few tens of  $\mu\text{F}$ . Electrolytic capacitors are acceptable here.

The internal circuits of the controller operate from an internal 8-V regulator that is brought out on VCC. The VCC pin needs a small bypass capacitor, typically 100-nF to 1- $\mu\text{F}$  ceramic, closely coupled to the GND pin for best operation. It is not recommended to directly drive the VCC pin from another power source.

---

### NOTE

It is not recommended that the bias winding be connected to the VCC pin of the LM5021. Doing so can cause the device to operate incorrectly or not at all.

---


## 10 Layout

### 10.1 Layout Guidelines


In addition to following general power management IC layout guidelines (star grounding, minimal current loops, reasonable impedance levels, and so on) layout for the LM5021 should take into account the following:

- If possible, a ground plane should be used to minimize the voltage drop on the ground circuit and the noise introduced by parasitic inductances in individual traces.
- A decoupling capacitor is required for both the VIN pin and VCC pin and both should be returned to GND as close to the IC as possible. VIN is the more critical capacitor and should take first priority when connecting to GND as close as possible to the IC.
- The timing setting components such as the RT pin resistor, SS pin capacitor should be directly connected to the ground plane or returned directly to the GND pin on their own traces.
- The CS pin filter capacitor should be as close to the IC possible and grounded right at the IC ground pin. This ensures the best filtering effect and minimizes the chance of current sense pin malfunction.
- Gate driver loop area should be minimized to reduce the EMI noise because of the high  $di/dt$  current in the loop.


## 10.2 Layout Example



**Figure 26. Layout Example**



**Figure 27. Top Side View**



**Figure 28. Bottom Side View**

## 11 器件和文档支持

### 11.1 商标

All trademarks are the property of their respective owners.

### 11.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不  
对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5021MM-1/NOPB	LIFEBUY	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	21-1	
LM5021MM-2/NOPB	LIFEBUY	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	21-2	
LM5021MMX-1/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	21-1	Samples
LM5021MMX-2/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	21-2	Samples
LM5021NA-1/NOPB	LIFEBUY	PDIP	P	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 125	LM5021NA -1	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LM5021 :**

- Automotive : [LM5021-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5021MM-1/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5021MM-2/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5021MMX-1/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5021MMX-2/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5021MM-1/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM5021MM-2/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM5021MMX-1/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM5021MMX-2/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

## TUBE




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM5021NA-1/NOPB	P	PDIP	8	40	502	14	11938	4.32

P (R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## DGK (S-PDSO-G8)


## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司