

# **Dual 150mA Ultra Low-Dropout Regulator**

Check for Samples: LP2966

## **FEATURES**

- **Ultra Low Drop-Out Voltage**
- **Low Ground Pin Current**
- <1µA Quiescent Current in Shutdown Mode
- **Independent Shutdown of Each LDO Regulator**
- Output Voltage Accuracy ±1%
- **Ensured 150mA Output Current at Each** Output
- **Low Output Noise**
- **Error Flags Indicate Status of Each Output**
- Available in VSSOP-8 Surface Mount Package
- Low Output Capacitor Requirements (1µF)
- Operates with Low ESR Ceramic Capacitors in **Most Applications**
- Over Temperature/Over Current Protection
- -40°C to +125°C Junction Temperature Range

### **APPLICATIONS**

- **Cellular and Wireless Applications**
- Palmtop/Laptop Computer
- **GPS Systems**
- Flat Panel Displays
- **Post Regulators**
- **USB** Applications
- **Hand Held Equipment and Multimeters**
- **Wireless Data Terminals**
- **Other Battery Powered Applications**

## **KEY SPECIFICATIONS**

- **Dropout Voltage: Varies Linearly with Load** Current. Typically 0.9 mV at 1mA Load Current and 135mV at 150mA Load Current
- Ground Pin Current: Typically 300µA at 1mA Load Current and 340uA at 100mA Load **Current (with One Shutdown Pin Pulled Low)**
- Shutdown Mode: Less than 1µA Quiescent Current when Both Shutdown Pins are Pulled Low
- Error Flag: Open Drain Output, Goes Low when the Corresponding Output Drops 10% **Below Nominal**
- **Precision Output Voltage: Multiple Output** Voltage Options Available Ranging from 1.8V to 5.0V with an Ensured Accuracy of ±1% at **Room Temperature**


#### DESCRIPTION

The LP2966 dual ultra low-dropout (LDO) regulator operates from a +2.70V to +7.0V input supply. Each output delivers 150mA over full temperature range. The IC operates with extremely low drop-out voltage and quiescent current, which makes it very suitable for battery powered and portable applications. Each LDO in the LP2966 has independent shutdown capability. The LP2966 provides low performance with low ground pin current in an extremely small VSSOP-8 package (refer to package dimensions and CONNECTION DIAGRAM for more information on VSSOP-8 package). A wide range of preset voltage options are available for each output. In addition, many more are available upon request with minimum orders. In all, 256 voltage combinations are possible.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.




### TYPICAL APPLICATION CIRCUIT



- $^{\star}\overline{SD1}$  and  $\overline{SD2}$  must be actively terminated through a pull up resistor. Tie to  $V_{IN}$  if not used.
- \*\*ERROR1 and ERROR2 are open drain outputs. These pins must be connected to ground if not used.
- # Minimum output capacitance is 1µF to insure stability over full load current range. More capacitance improves superior dynamic performance and provides additional stability margin.

## **BLOCK DIAGRAM**



## **CONNECTION DIAGRAM**




Figure 1. VSSOP-8 Package 8-Lead Small Outline Integrated Circuit See Package Number DGK0008A



#### **PIN DESCRIPTIONS**

Pin	Name	Function
1	VIN	Input Supply pin
2	SD1	Active low shutdown pin for output 1
3	SD2	Active low shutdown pin for output 2
4	GND	Ground
5	ERROR2	Error flag for output 2 - Normally high impedance, should be connected to ground if not used.
6	ERROR1	Error flag for output 1 - Normally high impedance, should be connected to ground if not used.
7	VOUT2	Output 2
8	VOUT1	Output 1



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS(1)(2)

Storage Temperature Range	−65 to +150°C
Lead Temp. (Soldering, 5 sec.)	260°C
Power Dissipation <sup>(3)</sup>	Internally Limited
ESD Rating <sup>(4)</sup>	2kV
Input Supply Voltage (Survival)	-0.3V to 7.5V
Shutdown Input Voltage (Survival)	-0.3V to (Vin + 0.3V)
Maximum Voltage for ERROR Pins	10V
I <sub>OUT</sub> (Survival)	Short Circuit Protected
Output Voltage (Survival) <sup>(5)(6)</sup>	-0.3V to (Vin + 0.3V)

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see ELECTRICAL CHARACTERISTICS. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) At elevated temperatures, devices must be derated based on package thermal resistance. The device in the surface-mount package must be derated at θ<sub>jA</sub> = 235°C/W, junction-to-ambient. Please refer to APPLICATIONS INFORMATION: Maximum Current Capability for further information. The device has internal thermal protection.
- (4) The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.
- (5) If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2966 output must be diode-clamped to ground.
- (6) The output PMOS structure contains a diode between the V<sub>IN</sub> and V<sub>OUT</sub> terminals that is normally reverse-biased. Reversing the polarity from V<sub>IN</sub> and V<sub>OUT</sub> will turn on this diode.

#### OPERATING RATINGS(1)

Input Supply Voltage	2.7V to 7.0V
Shutdown Input Voltage	-0.3V to (Vin + 0.3V)
Operating Junction Temperature Range	-40°C to +125°C
Maximum Voltage for ERROR pins	10V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see ELECTRICAL CHARACTERISTICS. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Product Folder Links: LP2966



#### **ELECTRICAL CHARACTERISTICS**

Limits in standard typeface are for  $T_j = 25^{\circ}C$ , and limits in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V^{(1)}$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ .

Symbol (4)	Poromoto:	Conditions	Typ <sup>(2)</sup>	LP2966	Unit		
	Parameter	Conditions	i yp 🚭	Min	Min Max		
V <sub>o</sub> <sup>(4)</sup>	Output Voltage	V <sub>OUT</sub> + 1V < V <sub>IN</sub> < 7.0V	0.0	-1	1	0/1/	
	Tolerance			-3	3	%V <sub>NOM</sub>	
		1mA < I <sub>L</sub> < 100mA	0.0	-1.5	1.5	0/\/	
				-3.5	3.5	%V <sub>NOM</sub>	
$\Delta V_O / \Delta V_{IN}^{(4)(5)}$	Output Voltage Line Regulation		0.1			mV/V	
$\Delta V_O/\Delta I_{OUT}$	Output Voltage Load Regulation <sup>(6)</sup>	1mA < I <sub>L</sub> < 100mA <sup>(6)</sup>	0.1			mV/mA	
$\Delta V_{O2}/\Delta I_{OUT1}$	Output Voltage Cross Regulation <sup>(7)</sup>	1mA < I <sub>L1</sub> < 100mA <sup>(7)</sup>	0.0004			mV/mA	
V <sub>IN</sub> -V <sub>OUT</sub>	Dropout Voltage <sup>(8)</sup>	I <sub>L</sub> = 1mA	0.9		2.0		
					3.0		
		I <sub>L</sub> = 100mA	90		130	\/	
					180	mV	
		$I_L = 150mA$	135		195		
					270		
I <sub>GND(1,0)</sub> (9)	Ground Pin Current	$I_L = 1mA$	300				
	(One LDO On)	$V_{SD2} \le 0.1V$ , $V_{SD1} = V_{IN}$					
		$I_L = 100 \text{mA}$	340			μA	
		$V_{SD2} \le 0.1V$ , $V_{SD1} = V_{IN}$					
$I_{GND(1,1)}$	Ground Pin Current	$I_L = 1mA$	340		450		
	(Both LDOs On)				500	μA	
		$I_L = 100 \text{mA}$	420		540	μΛ	
					600		
$I_{GND(0,0)}$	Ground Pin Current in	$V_{SD1} = V_{SD2} \le 0.1V$	0.006		0.3	μA	
	Shutdown Mode				10	μΛ	
$I_{O(PK)}$	Peak Output Current	See <sup>(10)</sup>	500	350		mA	
		V <sub>OUT</sub> ≥ V <sub>OUT(NOM)</sub> - 5%		150		ША	
Short Circuit Fold	Iback Protection						
I <sub>FB</sub>	Short Circuit Foldback Knee	See <sup>(10)(11)</sup>	600			mA	

- (1) The condition  $V_{IN} = V_{O(NOM)} + 1V$  applies when Vout1 = Vout2. If Vout1  $\neq$  Vout2, then this condition would apply to the output which is greater in value. As an example, if Vout1 = 3.3V and Vout2 = 5V, then the condition  $V_{IN} = V_{O(NOM)} + 1V$  would apply to Vout2 only.
- (2) Typical numbers are at 25°C and represent the most likely parametric norm.
- (3) :Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate Averaging Outgoing Quality Level (AOQL).
- (4) Output voltage tolerance specification also includes the line regulation and load regulation.
- (5) Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in input line voltage.
- (6) Output voltage load regulation is defined as the change in output voltage from the nominal value when the load current changes from 1mA to 100mA.
- (7) Output voltage cross regulation is defined as the percentage change in the output voltage from the nominal value at one output when the load current changes from 1mA to full load in the other output. This is an important parameter in multiple output regulators. The specification for ΔV<sub>O1</sub>/ΔI<sub>OUT2</sub> is equal to the specification for ΔV<sub>O2</sub>/ΔI<sub>OUT1</sub>.
- (8) Dropout voltage is defined as the input to output differential at which the output voltage drops 100mV below the nominal value. Drop-out voltage specification applies only to output voltages greater than 2.7V. For output voltages below 2.7V, the drop-out voltage is nothing but the input to output differential, since the minimum input voltage is 2.7V.
- (9) The limits for the ground pin current specification, I<sub>GND(0,1)</sub> will be same as the limits for the specification, I<sub>GND(1,0)</sub>.
- (10) At elevated temperatures, devices must be derated based on package thermal resistance. The device in the surface-mount package must be derated at θ<sub>jA</sub> = 235°C/W, junction-to-ambient. Please refer to APPLICATIONS INFORMATION: Maximum Current Capability for further information. The device has internal thermal protection.
- (11) LP2966 has fold back current limited short circuit protection. The knee is the current at which the output voltage drops 10% below the nominal value.

Submit Documentation Feedback

Copyright © 2000–2013, Texas Instruments Incorporated



## **ELECTRICAL CHARACTERISTICS (continued)**

Limits in standard typeface are for  $T_i = 25$ °C, and limits in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V^{(1)}$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ .

Cumbal	Davamatar	Conditions	Typ <sup>(2)</sup>	LP2966	Unit		
Symbol	Parameter	Conditions	ıyp\-'	Min	Max	Unit	
Over Temperature	e Protection	1					
Tsh(t)	Shutdown Threshold		165			°C	
Tsh(h)	Thermal Shutdown Hysteresis		25			°C	
Shutdown Input			*			*	
V <sub>SDT</sub> Shutdown Threshold <sup>(12)</sup>		Output = Low	0		0.1		
		Output = High	$V_{IN}$	V <sub>IN</sub> - 0.1		V	
T <sub>dOFF</sub>	Turn-off Delay <sup>(13)</sup>	I <sub>L</sub> = 100 mA	20			μsec	
T <sub>dON</sub>	Turn-on Delay <sup>(13)</sup>	I <sub>L</sub> = 100 mA	25			µsec	
I <sub>SD</sub>	SD Input Current	$V_{SD} = V_{IN}$	1			nA	
		V <sub>SD</sub> = 0 V	1				
Error Flag Compa	arators						
V <sub>T</sub>	Threshold (output goes high to low)	See <sup>(14)</sup>	10	5	16	%	
V <sub>TH</sub>	Threshold Hysteresis	See <sup>(14)</sup>	5	2	8	%	
V <sub>ERR(Sat)</sub>	Error Flag Saturation	I <sub>Fsink</sub> = 100μA	0.015		0.1	V	
I <sub>EF(leak)</sub>	Error Flag Pin Leakage Current		1			nA	
I <sub>(EFsink)</sub>	Error Flag Pin Sink Current		1			mA	
AC Parameters							
PSRR	Ripple Rejection	$V_{IN} = V_{OUT} + 1V$ , $f = 120Hz$ , $V_{OUT} = 3.3V$	60			dB	
		$V_{IN} = V_{OUT} + 0.3V$ , f = 120Hz, $V_{OUT} = 3.3V$	40				
ρn(1/f)	Output Noise Density	f =120Hz	1			μV/√Hz	
e <sub>n</sub>	Output Noise Voltage (rms)	BW = 10Hz - 100kHz, C <sub>OUT</sub> = 10μF	150			11////	
		BW = 300Hz - 300kHz, C <sub>OUT</sub> = 10μF	100			μV(rms	


<sup>(12)</sup> V<sub>SDT</sub> is the shutdown pin voltage threshold below which the output is disabled.(13) Turn-on delay is the time interval between the low to high transition on the shutdown pin to the output voltage settling to within 5% of the nominal value. Turn-off delay is the time interval between the high to low transition on the shutdown pin to the output voltage dropping below 50% of the nominal value. The external load impedance influences the output voltage decay in shutdown mode.


<sup>(14)</sup> Error Flag threshold and hysteresis are specified as the percentage below the regulated output voltage.




## TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $V_{OUT} = 3.3V$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 1\mu F$ ,  $V_{SD2} = V_{IN} = 1\mu F$ ,  $V_{SD3} = 1\mu F$ ,  $V_{SD3}$ 









**Output Voltage vs Temperature** 3.350 3.325 3.300 3.275 3.250 -40 -20 0 20 40 60 80 100 120 140 Temperature (°C) Figure 6.


Ground Pin Current vs Supply Voltage (both LDOs on)



Ground Pin Current vs Load Current over temperature (both LDOs on)





**Drop-out Voltage vs Temperature** 








Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $V_{OUT} = 3.3V$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 25^{\circ}C$ .














Figure 13.



Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $V_{OUT} = 3.3V$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_{A} = 1\mu F$ ,  $V_{SD2} = V_{IN} = 1\mu F$ ,  $V_{SD3} = 1\mu F$ ,  $V_{SD3}$ 25°C.







Figure 14.



 $100 \, \mu \text{s/div}$ Figure 16.





 $50 \mu s/div$ Figure 15.




Figure 17.




Figure 19.



Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $V_{OUT} = 3.3V$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 25^{\circ}C$ .







Figure 20.



500 ms/div Figure 22.





10 ms/div **Figure 21.** 




Figure 23.




Figure 25.



Unless otherwise specified,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $V_{OUT} = 3.3V$ ,  $C_{OUT} = 1\mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{IN} = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_A = 1\mu F$ ,  $V_{SD1} = V_{SD2} = V_{IN}$ , and  $T_{A} = 1\mu F$ ,  $V_{SD2} = V_{IN} = 1\mu F$ ,  $V_{SD3} = 1\mu F$ ,  $V_{SD3}$ 25°C.





Figure 26.






Figure 27.




Figure 29.




#### APPLICATIONS INFORMATION

### **Input Capacitor Selection**

LP2966 requires a minimum input capacitance of 1µF between the input and ground pins to prevent any impedance interactions with the supply. This capacitor should be located very close to the input pin. This capacitor can be of any type such as ceramic, tantalum, or aluminium. Any good quality capacitor which has good tolerance over temperature and frequency is recommended.

### **Output Capacitor Selection**

The LP2966 requires a minimum of  $1\mu F$  capacitance on each output for proper operation. To insure stability, this capacitor should maintain its ESR (equivalent series resistance) in the stable region of the ESR curves (Figure 30 and Figure 31) over the full operating temperature range of the application. The output capacitor should have a good tolerance over temperature, voltage, and frequency. The output capacitor can be increased without limit. Larger capacitance provides better stability and noise performance. The output capacitor should be connected very close to the Vout pin of the IC.






Figure 30. ESR Curve for  $V_{OUT}$  = 5V and  $C_{OUT}$  = 2.2 $\mu$ F

Figure 31. ESR Curve for  $V_{OUT}$  = 3.3V and  $C_{OUT}$  = 2.2 $\mu$ F

LP2966 works best with Tantalum capacitors. However, the ESR and the capacitance value of these capacitors vary a lot with temperature, voltage, and frequency. So while using Tantalum capacitors, it should be ensured that the ESR is within the limits for stability over the full operating temperature range.

For output voltages greater than 2.5V, good quality ceramic capacitors (such as the X7R series from Taiyoyuden) can also be used with LP2966 in applications not requiring light load operation (< 5mA for the 5V output option). Once again, it should be ensured that the capacitance value and the ESR are within the limits for stability over the full operating temperature range.

The ESRD Series Polymer Aluminium Electrolytic capacitors from Cornell Dubilier are very stable over temperature and frequency. The excellent capacitance and ESR tolerance of these capacitors over voltage, temperature and frequency make these capacitors very suitable for use with LDO regulators.

#### **Output Noise**

Noise is specified in two ways:

**Spot Noise** or **Output Noise Density** is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.

**Total Output Noise** or **Broad-Band Noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention should be paid to the units of measurement. Spot noise is measured in units  $\mu V/\sqrt{Hz}$  or  $nV/\sqrt{Hz}$  and total output noise is measured in  $\mu V(rms)$ .

Copyright © 2000–2013, Texas Instruments Incorporated



The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a low frequency component and a high frequency component, which storngly depend on the silicon area and quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will increase the die size and decreases the chance of fitting the die into a small package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current) of the IC. Using an optimized trade-off of ground pin current and die size, LP2966 achieves low noise performance with low quiescent current in an VSSOP-8 package.

#### **Short-Circuit Foldback Protection**

In the presence of a short or excessive load current condition, the LP2966 uses an internal short circuit foldback mechanism that regulates the maximum deliverable output current. A strong negative temperature coefficient is designed into the circuit to enable extremely higher peak output current capability (in excess of 400mA per output at room temperature, see TYPICAL PERFORMANCE CHARACTERISTICS). Thus, a system designer using the LP2966 can achieve higher peak output current capability in applications where the LP2966 internal junction temperature is kept below 125°C. Refer to APPLICATIONS INFORMATION on calculating the maximum output current capability of the LP2966 for your application.

## **Error Flag Operation**

The LP2966 produces a logic low signal at the Error Flag pin (ERROR) when the corresponding output drops out of regulation due to low input voltage, current limiting, or thermal limiting. This flag has a built in Hysteresis. The timing diagram in Figure 32 shows the relationship between the ERROR and the output voltage. In this example, the input voltage is changed to demonstrate the functionality of the Error Flag.




Figure 32. Error Flag Operation

The internal error flag comparators have open drain output stages. Hence, the  $\overline{\text{ERROR}}$  pins should be pulled high through a pull up resistor. Although the ERROR pin can sink current of 1mA, this current adds to the battery drain. Hence, the value of the pull up resistor should be in the range of  $100\text{k}\Omega$  to  $1\text{M}\Omega$ . The  $\overline{\text{ERROR}}$  pins must be connected to ground if this function is not used. It should also be noted that when the shutdown pins are pulled low, the  $\overline{\text{ERROR}}$  pins are forced to be invalid for reasons of saving power in shutdown mode.

#### **Shutdown Operation**

The two LDO regulators in the LP2966 have independent shutdown. A CMOS Logic level signal at the shutdown (SD) pin will turn-off the corresponding regulator. Pins  $\overline{SD1}$  and  $\overline{SD2}$  must be actively terminated through a  $100k\Omega$  pull-up resistor for a proper operation. If these pins are driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. These pins must be tied to Vin if not used.



#### **Drop-Out Voltage**

The drop-out voltage of a regulator is defined as the minimum input-to-output differential required to stay within 100mV of the output voltage measured with a 1V differential. The LP2966 uses an internal MOSFET with an Rds(on) of  $1\Omega$ . For CMOS LDOs, the drop-out voltage is the product of the load current and the Rds(on) of the internal MOSFET.

### **Reverse Current Path**

The internal MOSFET in the LP2966 has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input as the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 150mA.

### **Maximum Output Current Capability**

Each output in the LP2966 can deliver a current of more than 150mA over the full operating temperature range. However, the maximum output current capability should be derated by the junction temperature. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The LP2966 is available in VSSOP-8 package. This package has a junction to ambient temperature coefficient ( $\theta_{ia}$ ) of 235 °C/W with minimum amount of copper area. The total power dissipation of the device is approximately given by:

$$P_{D} = (V_{in} - V_{OUT1})I_{OUT1} + (V_{in} - V_{OUT2})I_{OUT2}$$
(1)


The maximum power dissipation, P<sub>Dmax</sub>, that the device can tolerate can be calculated by using the formula:

$$P_{Dmax} = (T_{jmax} - T_A)/\theta_{ja}$$

where


- T<sub>imax</sub> is the maximum specified junction temperature (125°C)
- $T_{\Delta}$  is the ambient temperature (2)

Figure 33 through Figure 37 show the variation of thermal coefficient with different layout scenarios.



Copyright © 2000-2013, Texas Instruments Incorporated






0.2978 0.093 0.0830 0.2000 0.2000 Oja = 220°C/W

SCENARIO 'C' (0.0465 sq. in. Copper)

Figure 35.






Figure 37.





## **REVISION HISTORY**

Cł	hanges from Revision D (April 2013) to Revision E	Pa	ge
•	Changed layout of National Data Sheet to TI format		14

www.ti.com 30-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2966IMM-1833/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LCFB	Samples
LP2966IMM-2525/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LAAB	Samples
LP2966IMM-3325/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LARB	Samples
LP2966IMM-5050/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LAFB	Samples
LP2966IMMX-3325/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM		LARB	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

www.ti.com 30-Apr-2024


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-May-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2966IMM-1833/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2966IMM-2525/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2966IMM-3325/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2966IMM-5050/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2966IMMX-3325/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 1-May-2024



#### \*All dimensions are nominal

7 til dilliononono di o momina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2966IMM-1833/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LP2966IMM-2525/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LP2966IMM-3325/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LP2966IMM-5050/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LP2966IMMX-3325/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated