

OPA4277-EP 高精度运算放大器

1 特性

- 超低偏移电压：10 μ V
- 超低漂移： $\pm 0.1\mu$ V/ $^{\circ}$ C
- 高开环增益：134dB
- 高共模抑制比：140dB
- 高电源抑制比：130dB
- 低偏置电流：1nA（最大值）
- 宽电源电压范围： ± 2 V 至 ± 18 V
- 低静态电流：800 μ A/放大器
- 支持国防、航天和医疗应用
 - 受控基线
 - 同一组装和测试场所
 - 同一制造场所
 - 支持军用（-55 $^{\circ}$ C 至 125 $^{\circ}$ C）温度范围
 - 延长的产品生命周期
 - 延长的产品变更通知
 - 产品可追溯性

2 应用范围

- 换能器放大器
- 桥式放大器
- 温度测量
- 应变仪放大器
- 精密积分器
- 电池供电仪器
- 测试设备

3 说明

OPA4277-EP 高精度运算放大器取代了行业标准的 OP-177。此器件改进了噪声性能，具有更宽的输出电压摆幅，并且在使静态电流减半的同时将速度提升了一倍。其具有诸多特性，其中包括超低的偏移电压、超低漂移、低偏置电流、高共模抑制比及高电源抑制比。

OPA4277-EP 由 ± 2 V 至 ± 18 V 电源供电运行，性能出色。大多数运算放大器仅有一个指定的电源电压，而 OPA4277-EP 高精度运算放大器有所不同，其电源电压取决于实际应用；唯一的限制条件是电源电压在 ± 5 V 至 ± 15 V 范围内。当放大器输出摆幅达到指定限值时，可保持高性能。由于初始偏移电压非常低（最高 $\pm 20\mu$ V），因此通常无需用户调整。

OPA4277-EP 易于使用，而且不存在其他某些运算放大器中会出现的反相和过载问题。其单位增益稳定，在宽范围负载条件下可保持出色的动态性能。


OPA4277-EP 具有完全独立的电路，即便在过驱或过载时也可以实现最低串扰和零交互。

器件信息⁽¹⁾

部件号	封装	封装尺寸（标称值）
OPA4277MDTEP	SOIC (14)	3.91mm $\times$ 8.65mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图




目录

1	特性	1	7.2	Functional Block Diagram	10
2	应用范围	1	7.3	Feature Description	10
3	说明	1	8	Application and Implementation	11
4	修订历史记录	2	8.1	Application Information	11
5	Pin Configuration and Functions	3	8.2	Typical Application	11
6	Specifications	4	9	Power Supply Recommendations	14
6.1	Absolute Maximum Ratings	4	10	Layout	14
6.2	Handling Ratings	4	10.1	Layout Guidelines	14
6.3	Recommended Operating Conditions	4	10.2	Layout Example	15
6.4	Thermal Information	4	11	器件和文档支持	16
6.5	Electrical Characteristics	5	11.1	商标	16
6.6	Typical Characteristics	6	11.2	静电放电警告	16
7	Detailed Description	10	11.3	术语表	16
7.1	Overview	10	12	机械封装和可订购信息	16

4 修订历史记录

日期	修订版本	注释
2014 年 11 月	*	最初发布。

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT A	1	O	Amplifier output A
–IN A	2	I	Inverting amplifier input A
+IN A	3	I	Noninverting amplifier input A
V+	4	P	Positive amplifier power supply input
+IN B	5	I	Noninverting amplifier input B
–IN B	6	I	Inverting amplifier input B
OUT B	7	O	Amplifier output B
OUT C	8	O	Amplifier output C
–IN C	9	I	Inverting amplifier input C
+IN C	10	I	Noninverting amplifier input C
V–	11	P	Negative amplifier power supply input
+IN D	12	I	Noninverting amplifier input D
–IN D	13	I	Inverting amplifier input D
OUT D	14	O	Amplifier output D

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Supply voltage		36	V
Input voltage	(V ₋) – 0.7	(V ₊) + 0.7	V
Output short circuit	Continuous		
Operating temperature	–55	125	°C
Junction temperature		150	°C
Lead temperature (soldering, 10 s)		300	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		–55	125	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	–2000	2000	V
		Machine model (MM)	–100	100	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Dual supply voltage	±5	±15	V
T _J Operating junction temperature	–55	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		OPA4277-EP	UNIT
		D (14 PINS)	
R _{θJA}	Junction-to-ambient thermal resistance	66.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	19.3	
R _{θJB}	Junction-to-board thermal resistance	26.8	
Ψ _{JT}	Junction-to-top characterization parameter	2.1	
Ψ _{JB}	Junction-to-board characterization parameter	26.2	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

At $T_J = 25^\circ\text{C}$, and $R_L = 2\text{ k}\Omega$, $V_S = \pm 5$ to $\pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V _{OS}	Input offset voltage		±20	±65	μV	
	Input offset voltage over temperature	T _J = −55°C to 125°C		±140		
dV _{OS} /dT	Input offset voltage drift		±0.15		μV/°C	
PSRR	Input offset voltage	vs time	0.2		μV/mo	
		vs power supply, V _S = ±2 to ±18 V	±0.3	±1	μV/V	
		T _J = −55°C to 125°C; V _S = ±2 to ±18 V		±1	μV/V	
Channel separation		dc	0.1		μV/V	
INPUT BIAS CURRENT						
I _B	Input bias current		±0.5	±2.8	nA	
		T _J = −55°C to 125°C		±7.5		
I _{OS}	Input offset current		±0.5	±2.8	nA	
		T _J = −55°C to 125°C		±7.5		
NOISE						
Input voltage noise		f = 0.1 to 10 Hz		0.22		μV _{pp}
e _n	Input voltage noise density	f = 10 Hz		12	nV/√Hz	
		f = 100 Hz		8		
		f = 1 kHz		8		
		f = 10 kHz		8		
i _n	Current noise density	f = 1 kHz		0.2		pA/√Hz
INPUT VOLTAGE						
V _{CM}	Common-mode voltage range		(V−) + 2		(V+) − 2	V
CMRR	Common-mode rejection	V _{CM} = (V−) + 2 V to (V+) − 2 V	115	140	dB	
		T _J = −55°C to 125°C; V _{CM} = (V−) + 2 V to (V+) − 2 V	115			
INPUT IMPEDANCE						
Differential				100 3		MΩ pF
Common mode		V _{CM} = (V−) + 2 V to (V+) − 2 V		250 3		GΩ pF
OPEN-LOOP GAIN						
A _{OL}	Open-loop voltage gain	V _O = (V−) + 0.5 V to (V+) − 1.2 V, R _L = 10 kΩ		140	dB	
		V _O = (V−) + 1.5 V to (V+) − 1.5 V, R _L = 2 kΩ	126	134		
		T _J = −55°C to 125°C; V _O = (V−) + 1.5 V to (V+) − 1.5 V, R _L = 2 kΩ	126			
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product			1		MHz
SR	Slew rate			0.8		V/μs
	Setting time	0.1%, V _S = ±15 V, G = 1, 10-V step		14	μs	
		0.01%, V _S = ±15 V, G = 1, 10-V step		16		
THD + N	Total harmonic distortion + noise	1 kHz, G = 1, V _O = 3.5 Vrms		0.002%		

Electrical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, and $R_L = 2\text{ k}\Omega$, $V_S = \pm 5$ to $\pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
V _O	Voltage output	T _J = −55°C to 125°C; R _L = 10 kΩ	(V−) + 0.5		(V+) − 1.2	V
		T _J = −55°C to 125°C; R _L = 2 kΩ	(V−) + 1.5		(V+) − 1.5	
I _{SC}	Short-circuit current		±35			mA
C _{LOAD}	Capacitive load drive		See <i>Typical Characteristics</i>			
POWER SUPPLY						
V _S	Specified voltage		±5		±15	V
	Operating voltage		±2		±18	V
I _Q	Quiescent current (per amplifier)	I _O = 0	±790		±825	μA
		T _J = −55°C to 125°C; I _O = 0			±900	

6.6 Typical Characteristics

At $T_J = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, and $R_L = 2\text{ k}\Omega$, unless otherwise noted.




Figure 1. Open-Loop Gain/Phase vs Frequency




Figure 2. Power Supply and Common-Mode Rejection vs Frequency




Figure 3. Input Noise and Current Noise Spectral Density vs Frequency




Figure 4. Input Noise Voltage vs Time

Typical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, and $R_L = 2\text{ k}\Omega$, unless otherwise noted.




Figure 5. Channel Separation vs Frequency




Figure 6. Total Harmonic Distortion + Noise vs Frequency




Figure 7. Offset Voltage Production Distribution




Figure 8. Offset Voltage Drift Production Distribution




Figure 9. A_{OL} , CMR, PSR vs Temperature




Figure 10. Input Bias Current vs Temperature

Typical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, and $R_L = 2\text{ k}\Omega$, unless otherwise noted.




Figure 11. Quiescent Current and Short-Circuit Current vs Temperature




Figure 12. Change in Input Bias Current vs Power Supply Voltage




Figure 13. Change in Input Bias Current vs Common-Mode Voltage




Figure 14. Quiescent Current vs Supply Voltage




Figure 15. Settling Time vs Closed-Loop Gain




Figure 16. Maximum Output Voltage vs Frequency

Typical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, and $R_L = 2\text{ k}\Omega$, unless otherwise noted.




Figure 17. Output Voltage Swing vs Output Current




Figure 18. Small-Signal Overshoot vs Load Capacitance




Figure 19. Large-Signal Step Response




Figure 20. Small-Signal Step Response





Figure 21. Small-Signal Step Response

7 Detailed Description

7.1 Overview

The OPA4277-EP precision operational amplifier replaces the industry standard OP-177. It offers improved noise, wider output voltage swing, and is twice as fast with half the quiescent current. Features include ultra-low offset voltage and drift, low bias current, high common-mode rejection, and high power supply rejection.

7.2 Functional Block Diagram



7.3 Feature Description

The OPA4277-EP operates from ± 2 - to ± 18 -V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA4277-EP precision operational amplifier is specified for real-world applications; a single limit applies over the ± 5 - to ± 15 -V supply range. High performance is maintained as the amplifier swings to the specified limits. Because the initial offset voltage (± 50 μ V max) is so low, user adjustment is usually not required.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA4277 is unity-gain stable and free from unexpected output phase reversal, making it easy to use in a wide range of applications. Applications with noisy or high-impedance power supplies may require decoupling capacitors close to the device pins. In most cases, 0.1-μF capacitors are adequate.

8.2 Typical Application




Figure 22. OPA4277 Offset Voltage Trim Circuit

8.2.1 Design Requirements

For the thermocouple low-offset, low-drift loop measurement with diode cold junction compensation (see [Figure 25](#)), [Table 1](#) lists the design parameters needed with gain = 50.

$$G = 1 + \frac{2R_F}{R} = 50 \quad (1)$$

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
R_F	10 kΩ
R	412 Ω

8.2.2 Detailed Design Procedure

8.2.2.1 Offset Voltage Adjustment

The OPA27 is laser-trimmed for very-low offset voltage and drift so most circuits do not require external adjustment. However, offset voltage trim connections are provided on pins 1 and 8. The user can adjust offset voltage by connecting a potentiometer as shown in [Figure 22](#). Only use this adjustment to null the offset of the operational amplifier. This adjustment should not be used to compensate for offsets created elsewhere in a system because this can introduce additional temperature drift.

8.2.2.2 Input Protection

The inputs of the OPA4277 are protected with 1-kΩ series input resistors and diode clamps. The inputs can withstand ±30-V differential inputs without damage. The protection diodes conduct current when the inputs are overdriven. This may disturb the slewing behavior of unity-gain follower applications, but will not damage the operational amplifier.

8.2.2.3 Input Bias Current Cancellation

The input stage base current of the OPA4277 is internally compensated with an equal and opposite cancellation circuit. The resulting input bias current is the difference between the input stage base current and the cancellation current. This residual input bias current can be positive or negative.

When the bias current is canceled in this manner, the input bias current and input offset current are approximately the same magnitude. As a result, it is not necessary to use a bias current cancellation resistor, as is often done with other operational amplifiers (see Figure 23). A resistor added to cancel input bias current errors may actually increase offset voltage and noise.





Figure 23. Input Bias Current Cancellation



For integrated solution see: INA126, INA2126 (dual)
 INA125 (on-board reference)
 INA122 (single-supply)

Figure 24. Load Cell Amplifier




Figure 25. Thermocouple Low Offset, Low Drift Loop Measurement With Diode Cold Junction Compensation

8.2.3 Application Curve

At $T_J = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, and $R_L = 2\text{ k}\Omega$, unless otherwise noted.




Figure 26. Warm-Up Offset Voltage Drift

9 Power Supply Recommendations

OPA4277 operates from ± 2 - to ± 18 -V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA4277 is specified for real-world applications; a single limit applies over the ± 5 - to ± 15 -V supply range. This allows a customer operating at $V_S = \pm 10$ V to have the same assured performance as a customer using ± 15 -V supplies. In addition, key parameters are assured over the specified temperature range, -55°C to 125°C . Most behavior remains unchanged through the full operating voltage range (± 2 to ± 18 V). Parameters which vary significantly with operating voltage or temperature are shown in the typical performance curves.

10 Layout

10.1 Layout Guidelines

The leadframe die pad should be soldered to a thermal pad on the PCB. Mechanical drawings located in [机械封装和可订购信息](#) show the physical dimensions for the package and pad.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

The OPA4277 has very-low offset voltage and drift. To achieve highest performance, optimize circuit layout and mechanical conditions. Offset voltage and drift can be degraded by small thermoelectric potentials at the operational amplifier inputs. Connections of dissimilar metals generate thermal potential, which can degrade the ultimate performance of the OPA4277. Cancel these thermal potentials by assuring that they are equal in both input terminals.

- Keep the thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield operational amplifier and input circuitry from air currents such as cooling fans.

11 器件和文档支持

11.1 商标

All trademarks are the property of their respective owners.

11.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.3 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4277MDTEP	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-55 to 125	OPA4277EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA4277-EP :


- Catalog : [OPA4277](#)
- Space : [OPA4277-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4040047-5/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司