





OPA928 ZHCSNI6 - MARCH 2023

OPA928 16V、毫微微安输入偏置、精密、轨到轨输入/输出、e-trim™运算放大器

1 特性

Ŧ


TEXAS

INSTRUMENTS

- 超低输入偏置电流:
 - 25°C 和 85°C 时为 20fA (测试最大值)
- 低噪声:
 - 0.1 Hz 时为 0.05fA/ √ Hz
 - 1 kHz 时为 15nV/ √ Hz
- 高直流精度
 - ±5µV 输入失调电压
 - ±0.1µV/°C 失调电压漂移
- 宽带宽: 2.5MHz GBW
- 低静态电流:275µA
- EMI 和 RFI 已滤除的输入
- 高精度保护缓冲器
- 宽电源电压: ±2.25 V 至 ±8 V, 4.5 V 至 16 V
- 轨到轨输入和输出
- 高容性负载驱动能力:1nF
- 工作温度范围: -40℃ 至 +125℃
- 行业标准封装:
 - 8 引脚 SOIC

2 应用

- 电化学仪表 pH 计
- 实验室和现场仪表
- 质谱仪
- 离子色谱分析 (IC) 仪器
- 分光光度计



3 说明

OPA928 是新一代 16V、毫微微安输入偏置 e-trim[™] 运算放大器。该器件在 25℃ 和 85℃ 时提供 20fA (最大值)的超低输入偏置电流。OPA928 输入偏置性能在两种温度下均进行了量产测试。

该器件具有接近零的输入偏置以及出色的直流精度和交流性能,包括轨到轨输入/输出、低失调电压(±5μV,典型值)、低温漂(±0.1μV/℃,典型值)和低电流噪声(0.1Hz 时为 0.05fA/√Hz)。这些特性使得 OPA928 成为低光光电二极管和高源阻抗应用的理想选择。

OPA928 具有内部高精度保护缓冲器,可在敏感应用中保护高阻抗输入布线免受不良电流泄漏的影响。 OPA928 封装和引脚排列旨在支持低泄漏电路设计。

OPA928 的额定工作温度范围为 -40℃ 至 +125℃。

	封装信息	
器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
OPA928	D (SOIC , 8)	4.90mm × 3.90mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。






Table of Contents

1 特性1
2 应用1
3 说明1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions4
Thermal Information4
6.4 Electrical Characteristics5
7 Detailed Description7
7.1 Overview
7.2 Functional Block Diagram7
7.3 Feature Description
7.4 Device Functional Modes9

8 Application and Implementation	10
8.1 Application Information	10
8.2 Typical Applications	12
8.3 Power-Supply Recommendations	16
8.4 Layout	
9 Device and Documentation Support	19
9.1 Device Support	19
9.2 Documentation Support	
9.3 接收文档更新通知	19
9.4 支持资源	19
9.5 Trademarks	20
9.6 静电放电警告	20
9.7 术语表	20
10 Mechanical, Packaging, and Orderable	
Information	20

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
March 2023	*	Initial release.



5 Pin Configuration and Functions




图 5-1. D Package, 8-Pin SOIC (Top View)

表 5-1. Pin Functions

F	PIN	ТҮРЕ	DESCRIPTION
NAME	NO.		DESCRIPTION
GRD	2, 7		Guard buffer
IN+	1	Input	Noninverting input
IN -	8	Input	Inverting input
DNC	3	_	Do not connect (leave floating)
OUT	6	Output	Output
V+	5	Power	Positive (highest) power supply
V -	4	Power	Negative (lowest) power supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN MAX	
Vs	Supply voltage	Dual supply	±20) V
	Supply voltage	Single supply	4(
	Signal input pin voltage	Common-mode	(V -) - 0.5 (V+) + 0.5	5 V
		Differential ⁽²⁾	±0.9	
	Signal input pin current		±10) mA
I _{SC}	Output short circuit ⁽³⁾		Continuous	
TJ	Junction temperature	150) °C	
T _{stg}	Storage temperature		- 65 150	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

(3) Short-circuit to ground.

6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽⁽¹⁾⁾	±3000	V	
V _(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽⁽²⁾⁾	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{S} Supply voltage, V_{S} = (V+) - (V	Supply voltage $M = (M+) = (M-)$	Dual supply	±2.25	±8	V
	Supply voltage, $v_S = (v_+) - (v)$	Single supply	4.5	16	
RH	Relative humidity	·		50	%
T _A	Ambient temperature		- 40	125	°C

Thermal Information

		OPA928	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	113.9	°C/W
R ₀ JC(top)	Junction-to-case(top) thermal resistance	51.4	°C/W
R _{0 JB}	Junction-to-board thermal resistance	58.0	°C/W
ψJT	Junction-to-top characterization parameter	9.0	°C/W
∲JB	Junction-to-board characterization parameter	57.1	°C/W
R _{θ JC(bot)}	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $V_S = 4.5$ V to 16 V, $V_{CM} = V_{OUT} = V_S / 2$, and $R_I = 10 \text{ k}\Omega$ connected to $V_S/2$ (unless otherwise noted)

	PARAMETER	16 V, V _{CM} = V _{OUT} = V _S / 2, ar TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
INPUT BI	AS CURRENT	-						
					±1	±20		
IB	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$				±20	fA	
					±1	±20		
l _{os}	Input offset current	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$				±20	fA	
OFFSET	VOLTAGE							
					±5	±25		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±8	±75		
Vos	Input offset voltage				±10	±50	μV	
- 00		V _{CM} = (V+) - 1.5 V	T _A = - 40°C to +125°C		±25	±150		
		(V+) - 3 V < V _{CM} < (V+) - 1.5 V		See Typica				
	la suit a ffa at ualta sa			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	±0.1	±0.8		
dV _{OS} /dT	Input offset voltage drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V _{CM} = (V+) - 1.5 V		±0.5	2010	µV/°C	
PSRR	Power-supply rejection ratio	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			±0.3	±1.0	μV/V	
NOISE	rejection ratio							
		noise $ f = 0.1 \text{ Hz to } 10 \text{ Hz}$	(V -) - 0.1 V < V _{CM} < (V+) - 3 V		1.4			
	Input voltage noise		$(V+) - 1.5 V < V_{CM} < (V+) + 0.1 V$		7		μV _{PP}	
		(V -) - 0.1 V < V _{CM} < (V+) - 3 V	f = 100 Hz		18		- - nV/√Hz	
	Input voltage noise density		f = 1 kHz		15			
e _n		ensity	f = 100 Hz		53			
		$(V+) - 1.5 V < V_{CM} < (V+) + 0.1 V$	f = 1 kHz		24		-	
i _n	Input current noise density	f = 0.1 Hz	1		0.05		fA/ √ Hz	
	LTAGE							
V _{CM}	Common-mode voltage			(V -) - 0.1		(V+) + 0.1	V	
				120	140			
		$(V -) - 0.1 V < V_{CM} < (V+) - 3 V$	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	114	126			
CMRR	Common-mode rejection ratio			96	120		dB	
		$(V+) = 1.5 V < V_{CM} < (V+)$	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	86	100		-	
		(V+) - 3 V < V _{CM} < (V+) - 1.5 V		See Typica	al Characte	eristics		
INPUT IM	PEDANCE	-						
Z _{ID}	Differential				100 1.6		M Ω pl	
Z _{IC}	Common-mode				1 6.4		10 ¹³ Ω ∥∣	
OPEN-LO		1						
		$(V -) + 0.6 V < V_0 < (V+) - 0.6 V,$		124	134			
	Open-loop voltage	$R_{L} = 2 k \Omega$	T _A = - 40°C to +125°C	114	126			
A _{OL}	gain	$(V -) + 0.3 V < V_0 < (V+) - 0.3 V,$		126	140		dB	
		$R_{L} = 10 \ k_{\Omega}$	T _A = - 40°C to +125°C	120	134		1	



6.4 Electrical Characteristics (continued)

I	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT	
FREQUEN	ICY RESPONSE							
GBW	Unity gain bandwidth				2.5		MHz	
~ ~			Falling		7.5		·	
SR	Slew rate	Gain = 1, 10-V step	Rising		5.5		V/µs	
		T 0 0404 0 00 F	Gain = 1, 2-V step		0.7			
		To 0.01%, C _L = 20 pF	Gain = 1, 5-V step		1			
t _s	Settling time	T- 0.0049/ 0 - 00 - F	Gain = 1, 2-V step		1.8		μs	
		To 0.001%, C _L = 20 pF	Gain = 1, 5-V step		3.7			
	Overload recovery		From overload to negative rail		0.4			
t _{OR}	time	V _{IN} × gain = V _S	From overload to positive rail		1		μs	
THD+N	Total harmonic distortion + noise	Gain = 1, f = 1 kHz, V _O = 3.5	V _{RMS}		0.0012%			
OUTPUT								
			No load		5	15		
Vo	Voltage output swing from rail	Positive	Positive rail	R _L = 10 k Ω		50	110	
			R _L = 2 k Ω		200	500	mV	
			No load		5	15		
			R _L = 10 k Ω		50	110		
			R _L = 2 k Ω		200	500		
I _{SC}	Short-circuit current	V _S = ±18 V			±65		mA	
CL	Capacitive load drive			See Typica	l Characteris	tics		
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A			700		Ω	
POWER S								
	Quiescent current per				275	400		
lq	amplifier	I _O = 0 A	T _A = − 40°C to +125°C			500	μA	
TEMPERA								
	Thermal protection				180		°C	
	Thermal hysteresis				30		°C	
INTERNAL	GUARD BUFFER	1		I				
	Guard input offset				±5	±25		
V _{OSG}	voltage	T _A = - 40°C to +125°C			±8	±75	μV	
	Quard input affect				±0.1	±0.8		
dV _{OSG} /dT	voltage drift	Suard input offset $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V _{CM} = (V+) - 1.5 V		±0.5		µV/°C	
BW	Bandwidth				2.5		MHz	
	Guard output impedance	I _O = 0 A			1		kΩ	




7 Detailed Description

7.1 Overview

The OPA928 op amp is an ultra-low input bias current, high-precision, low-power, e-trim operational amplifier. This op amp provides extremely low input bias current (< 20 fA) across the entire industrial temperature range of -40° C to 85° C. In addition, the OPA928 operates from 4.5 V to 16 V, is unity-gain stable, and post-package trimmed to achieve very low offset and offset drift performance.

The amplifier features state-of-the art CMOS technology and advanced design features to achieve extremely low input bias current across a wide temperature range, wide input and output voltage ranges, high loop gain, and low, flat output impedance. The OPA928 strengths include a wide bandwidth of 2.5 MHz, low noise spectral density of 15 nV/ $\sqrt{\text{Hz}}$, low 1/f noise of 1.4 μ V_{PP}, and low quiescent current of 400 μ A. This combination of features make the OPA928 an excellent choice for interfacing very high impedance sensors, and photodiodes.

7.2 Functional Block Diagram



Product Folder Links: OPA928

7

ADVANCE INFORMATION

Submit Document Feedback

7.3 Feature Description

7.3.1 Guard Buffer



The OPA928 uses input protection diodes to limit the input differential voltage range and protect the device against transient currents. The back-to-back, or antiparallel, input protection diodes can be activated by fast transient step responses and cause relatively large amounts of current to flow through the inputs. The inrush current is routed through the antiparallel diodes and to the power supplies to avoid internal damage to the OPA928.

To achieve a femtoampere-level input bias current, the OPA928 uses an internal, high-precision, rail-to-rail guard buffer connected to the noninverting input. The guard buffer drives the voltage at the input of the OPA928 to the guard pins (pins 2 and 7) and sets a 0-V differential voltage across the antiparallel diodes, greatly reducing leakage current though the diodes. The guard buffer is isolated from large capacitive loads at the guard pins by a nominal $1-k\Omega$ resistor. Use the guard pins to guard external components and input traces from possible current leakage paths. For more on guarding, see $\ddagger 8.1.2$.

7.3.2 Thermal Protection

The internal power dissipation of any amplifier causes the junction temperature (T_J) to rise. This phenomenon is called *self heating*. To prevent damage from overheating, the OPA928 has a thermal protection feature.


This thermal protection works by monitoring the temperature of the output stage and turning off the op amp output drive for temperatures above approximately 180°C. Thermal protection forces the output to a high-impedance state. The OPA928 is also designed with approximately 30°C of thermal hysteresis. The OPA928 returns to normal operation when the output stage temperature reaches a safe operating temperature of approximately 150°C.


CAUTION

The absolute maximum T_J of the OPA928 is 150°C. Exceeding the limits shown in the *Absolute Maximum Ratings* can cause damage to the device. Thermal protection triggers at approximately 180°C and does not interfere with device operation up to the absolute maximum ratings. This thermal protection is not designed to prevent this device from exceeding absolute maximum ratings, but rather from excessive thermal overload.

7.3.3 Capacitive Load and Stability

The OPA928 features a patented output stage capable of driving large capacitive loads, and in a unity-gain configuration, directly drives up to 1 nF of pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see \mathbb{X} 7-1. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.







For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small, $10 \cdot \Omega$ to $20 \cdot \Omega$ isolation resistor (R_{ISO}) in series with the output; 🕅 7-2 shows this resistor. This resistor significantly reduces ringing while maintaining dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L, and is generally negligible at low output levels. R_{ISO} modifies the open-loop gain of the system for increased phase margin.




图 7-2. Extending Capacitive Load Drive With the OPA928

7.3.4 EMI Rejection

The OPA928 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. The OPA928 features improved design techniques to enhance EMI immunity.

7.3.5 Common-Mode Voltage Range

The OPA928 is a 16-V, true rail-to-rail input/output operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs. The N-channel pair is active for input voltages close to the positive rail, typically (V+) -3 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) -1.5 V. There is a small transition region, typically (V+) -3 V to (V+) -1.5 V in which both input pairs are active. This transition region varies modestly with process variation. Within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance are degraded compared to operation outside this region.

The OPA928 uses a precision trim for both the N-channel and P-channel regions enabling significantly lower levels of offset than previous-generation devices. In inverting configurations, such as with a transimpedance amplifier, the common-mode voltage is constant and set by the voltage at the noninverting pin. Therefore, in inverting configurations, the transition region can be easily avoided and is typically not a problem. In noninverting configurations, such as with a buffer, the common-mode voltage can vary widely; take care to avoid the transition region when possible.

The OPA928 guard buffer features the same complementary input stage. The input bias performance of the OPA928 is sensitive to small shifts in offset voltage. The shift in offset in the transition region is presented across the internal protection diodes and causes increased leakage. The increase in leakage can be significant and degrade the input bias performance of the OPA928. Avoid operating in the transistion region when possible to achieve specified input bias current performance.

7.4 Device Functional Modes

The OPA928 has a single functional mode and is operational when the power-supply voltage is greater than $4.5 \text{ V} (\pm 2.25 \text{ V})$. The maximum power supply voltage for the OPA928 is $16 \text{ V} (\pm 8 \text{ V})$.



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The OPA928 offers femtoampere level input bias current, and excellent dc precision and ac performance. This device provides 2.5-MHz bandwidth and very low noise, $15 \text{ nV} / \sqrt{\text{Hz}}$ and $0.05 \text{ fA} / \sqrt{\text{Hz}}$. The OPA928 can operate with a 16-V supply and offers true rail-to-rail input/output performance to allow for a wide linear output voltage swing. The ultra-low input bias, low noise and wide output voltage swing capability make this device an excellent choice for low-light photodiode applications.

8.1.1 Contamination Considerations

Applications requiring femtoampere-level performance are extremely sensitive to contamination. Contaminants in the form of solder flux, salts, oils, organic acids, and more can form conductive paths over PCB traces and allow small currents to leak into input traces or other sensitive nodes, severely degrading performance. Proper handling and cleaning is required to achieve femtoampere level input bias performance in a PCB featuring the OPA928.

The following list of best practices helps prevent a PCB from contamination:


- Always wear a pair of clean, powder-free gloves or finger cots when handling the PCB.
- Always hold the PCB by the edges when handling is required.
- Avoid touching the surface of the PCB and other component packages, especially near sensitive nodes or input traces.
- Be cautious when breathing, speaking, and sneezing to prevent moisture or saliva from contacting the PCB.
- Do not allow direct airflow onto the board. Moving air can blow dust and moisture onto sensitive nodes. Airflow also introduces moving charges that manifest as a small current at the input.
- When not in use, place the PCB in an ESD bag or other enclosure to prevent dust and other contaminants from settling on the board.
- If configuring through-hole components in sensitive nodes, handle the components by the wire leads only.

A rigorous cleaning protocol is required after PCB assembly to remove all contaminants that can degrade input bias performance of the OPA928. Repeat the cleaning procedure any time the board is soldered or modified near sensitive nodes, or if contamination of these nodes is suspected.



8.1.2 Guarding Considerations

图 8-1 details how to implement a guard in printed circuit board (PCB) layout. This section explores considerations for driving the PCB guard with the OPA928 internal guard buffer, an external guard driver, or by connecting the guard copper directly to the analog ground.





The guard presents a low-impedance path for leakage currents of equal potential to the high-impedance node that is being guarded. For a noninverting configuration, the common-mode changes with the input signal and the guard must be actively driven by a voltage follower that tracks the input signal. Choose a low-offset, low-noise amplifier for the guard driver because any voltage potential between guard and input causes current to leak into the high-impedance trace. The OPA928 features a high-performance internal guard buffer that can be accessed at pin 2 and pin 7 to drive the PCB guard copper; see the *Electrical Characteristics*. The internal guard buffer tracks the voltage of the OPA928 input signal and is isolated from capacitive loads through a 1-k Ω isolation resistor, R_{ISO}.

S-2 shows how the PCB guard is driven with an external guard driver instead of the OPA928 internal guard buffer. To prevent the input bias current of the external guard driver from degrading the input signal, track the low-impedance input of the OPA928. If an external guard driver is used, the OPA928 guard pins can be left unconnected or can be overdriven by the external guard driver. Include an isolation resistor at the output of the guard driver to prevent gain peaking due to capacitive loading and to provide short-circuit protection. Make sure that the guard driver is stable and capable of driving the capacitive load presented by the guard, including long cable lengths, if applicable.




图 8-2. Driving the Guard, External Guard Driver

For inverting configurations, the input common-mode voltage is fixed to the analog ground or some dc reference voltage applied to the noninverting input. In this case, tie the PCB guard directly to the ground or low-impedance reference of the signal amplifier. Tying the PCB guard makes sure that the guard potential is always equal to the input common-mode voltage, without the additional offset and noise of an active guard driver. If the PCB guard is connected to the analog ground of the circuit, make sure to ground return paths in the PCB. Keep power and digital grounds separate from the guard and prevent ground loops from occurring. For inverting configurations, the OPA928 internal guard buffer or an external guard driver can be used to drive the PCB guard, and the same considerations apply as discussed for noninverting configurations.



8.1.3 Humidity Considerations

The resistance of insulators is substantially affected by both temperature and humidity. Humidity can significantly lower the effective resistance of insulators and cause an increase in leakage current around the affected material. When water molecules settle on the surface of a given material, such as the plastic packaging and PCB, a parallel and more electrically conductive path is created. Effective guarding techniques and appropriate materials can help mitigate this behavior in the sensitive applications.

In some cases, water molecules can also penetrate the surface of a given material. The water molecules in the material increase the conductivity of the body of the material and a reduction of resitance is established across all adjacent nodes. Contrary to surface level leakge paths, leakage through the material cannot me mitigated with guarding techniques. Use PCB materials with low humidity absorption properties to reduce moisture related errors.

8.1.4 Dielectric Relaxation

All materials are prone to polarization in the presence of an electric field. The molecules of the given material within the electric field become aligned at varying rates; a phenomena known as polarization. The rate depends on the strength of the electric field and the susceptibility of the material. When the electric field is removed, the molecules in the material return to the original alignment and random distribution, a phenomena known as relaxation. The rate at which the molecules return to normal alignment depends on the permittivity and resistivity of the material. In conductors, polarization and relaxation happens nearly instantaneously. In dielectrics, the time delay for polarization and relaxation can be significant.

In most applications, dielectric relaxation is not a major design concern. However, for femtoampere leakage current, dielectric relaxation becomes a major concern. The realignment of molecules causes a small displacement current to appear across the material. The displacement current from the dielectric relaxation is often greater than the input bias current level of the OPA928. The time required for the displacement current in common FR-4 PCB materials to dissipate under the input bias current level of the OPA928 can take well over an hour. To minimize the dielectric relaxation time and the leakage effects, use ceramic-based PCB materials such as Rogers 4350B.

8.2 Typical Applications

8.2.1 High-Impedance (Hi-Z) Amplifier

The OPA928 behaves very close to an ideal op amp in regards to the input current. The near-zero input bias current performance enables applications with extremely high impedance signal sources. For example, pH probes can have an output impedance of up to 10 G Ω . Most op amps are inadequate to use with this kind of sensor impedance. For example, a CMOS op amp with 1 pA of input bias current loads the sensor and causes a large, and unacceptable, 10-mV error at the input. In 🕅 8-3, the OPA928 is used to gain up the small signal from the pH probe sensor. The large input impedance and ultra-low bias current into the positive input pin of the OPA928 does not load the sensor and minimizes the input bias current error.






图 8-3. High Impedance pH Probe Amplifier Circuit

8.2.1.1 Design Requirements


The primary objective is to design a single-supply, pH-probe gain amplifier.

- Supply voltage: 15 V
- pH-probe sensor impedance: 10 G Ω
- Temperature range: 25°C to 85°C

8.2.1.2 Detailed Design Procedure

In the \mathbb{R} 8-3 example, the pH-probe sensor is assumed to produce an output of ±59 mV/pH at room temperature, or 25°C, and ±71 mV/pH at 85°C. The pH probe can be modeled as a small, variable battery in series with a 10-G Ω resistor. As a result of the intrinsic characteristics of the pH probe, a near 0-V output is produced for a neutral pH value of 7. A gain of 14 V/V provides a wide output swing of approximately ±7 V. To enable single supply operation, a 7-V reference voltage (V_{REF}) is created using the 15-V supply voltage and a simple voltage divider. The output swing is shifted to 0 V to 14 V, and is conveniently proportional to the approximately 1 V/pH at 85°C. Temperature calibration of the pH sensor (not shown) is necessary for accurate results when wide temperature variation is expected.

8.2.1.3 Application Curve







8.2.2 Transimpedance Amplifier

 \mathbb{X} 8-5 shows the OPA928 configured as a transimpedance amplifier (TIA) for a low-light photodiode. TIAs are needed to amplify the light-dependent current of the photodiode. In low-light conditions, photodiodes produce a very small current and ultra-low input bias current and large gain in excess of 10⁹ V/A is required. For a full analysis of the TIA circuit, including theory, calculations, and measured data, see the *Transimpedance Amplifiers* (*TIA*): Choosing the Best Amplifier for the Job application brief.




图 8-5. OPA928 Simplified Photodiode Transimpedance Amplifier

8.2.2.1 Design Requirements

The design requirements for this design are:


- Transimpedance gain: 10,000,000,000 A/V
- Supply voltage rail: 5 V
- Photodiode shunt resistance: 5 G Ω
- Photodiode shunt capacitance: 35 pF

8.2.2.2 Detailed Design Procedure

Some photodiode applications operate in dark conditions and require low-light detection. In these cases, the current output from the photodiode can be miniscule. To make the small diode current measurable, a transimpedance amplifier (TIA) with a very large gain is required. The ideal transfer function of a resistive transimpedance amplifier is given by 方程式 1:

$$V_{OUT} = I_{PD} \times R_F$$

The photodiode current (I_{PD}) flows through the feedback resistor (R_F) and forces an output voltage (V_{OUT}) equal to the voltage drop across R_F . The ideal transfer function gives an intuitive understanding of TIA operation. In practice, however, nonidealities must be taken into consideration to achieve desirable performance. 8-6 illustrates important nonidealities of the transimpedance amplifier circuit.





(1)

One very important consideration, is the input bias current of the op amp. The input bias current directly adds to I_{PD} and creates an undesired error. The input bias current typically determines the minimum measurable I_{PD} within a given error tolerance. For example, a 1-pA input bias current yields a 20% error when measuring a 5-pA photodiode current. A 1% error target requires a 50-fA input bias current maximum specification. The ultra-low input bias current of the OPA928 enables accurate, extremely low I_{PD} measurements. For information on how to maintain the specified input bias performance, see $\ddagger 8.4$.

The input offset voltage (V_{OS}) of the op amp is another significant source of error. The input offset voltage forces a voltage across the effective shunt resistance of the diode (R_D) and creates an error current (I_{RPD}) equal to V_{OS} / R_{PD}. In many cases, V_{OS} can be a major source of error. For example, a V_{OS} of 25 μ V and an R_{PD} of 1 G Ω creates an I_{RPD} of 25 fA. Take into consideration offset voltage variation with temperature and common-mode voltage.

In low-light applications, a very large R_F is needed to provide the required gain, giving rise to potential stability problems. R_F interacts with the input capacitance (C_{IN}) of the op amp, the photodiode capacitance (C_{PD}), and stray PCB capacitance to create a low-frequency zero in the noise gain transfer function ($1/\beta$). Remember that C_{IN} includes the differential (C_{DF}) and common-mode (C_{CM}) capacitance of the op amp. The value of C_{DF} and C_{CM} are found in the *Electrical Characteristics*. The zero in $1/\beta$ causes the gain to increase over frequency and is the basis for instability problems. To counteract the zero, create a pole by adding a compensation capacitor (C_F) in the feedback loop. The optimal value selection of C_F depends on several parameters and extensive literature exists on this topic. One approach is to equate two expressions of noise gain. \ddot{T} 2 makes the assumption that the noise gain only depends on the capacitance of the circuit at a high enough frequency; a reasonable approximation.

$$\frac{GBW}{2\pi R_F C_F} = \frac{C_{IN} + C_F}{C_F}$$
(2)

Solving 方程式 2 for C_F yields a quadratic equation with one real solution. The quadratic equation is given by f 程式 3:

$$C_F = \frac{1 \pm \sqrt{1 + 8\pi GBWR_F C_I}}{4\pi GBWR_F} \tag{3}$$

方程式 3 yields more than 45° of phase margin and some amount of gain peaking. Increasing the value of C_F yields a higher phase margin and limits the peaking response at the expense of signal bandwidth, given by 方程 式 4. For a flat frequency response, use a compensation capacitor calculator. For a very large R_F , a very small capacitor (< 0.5 pA) is required to maintain stability, and stray capacitance in the feedback loop can be sufficient.

$$f_{-3dB} = \frac{1}{2\pi R_F C_F} \tag{4}$$

Another issue arises when using a very large R_F. All resistors are sources of thermal noise. The magnitude of noise density contribution from a resistor is directly correlated to the square root of the resistance value. In a gain configuration, the feedback resistance and input resistance contribute to the total noise of the circuit. The thermal noise resistance value in 图 8-6 is given by the parallel combination of R_F and R_{PD}. 方程式 5 shows the input-referred-resistor noise-density equation. The low voltage noise of the OPA928 is not a significant contributor of noise because R_F and R_{PD} are typically very large.

$$e_{n_R} = \sqrt{4kT \frac{R_{PD}R_F}{(R_{PD} + R_F)}}$$
(5)

In this application, a 5-V output is required from the 500-pA current input from a Si photodiode. A 10-G Ω resistor is used to achieve the required gain of 10,000,000,000 V/A. R_{PD} and C_{PD} of the photodiode is assumed to be 5 G Ω and 35 pF, respectively. Using the specifications of the OPA928 and the aforementioned photodiode specifications, ${\cal F}$ \mathbbm{R} 3 calculates C_F to be approximately 0.017 pF. The value obtained by calculation is



impractical; therefore, the smallest standard capacitor available is used (1 pF). If settling time is a major concern, consider making the required small-value capacitor using PCB traces.

8.3 Power-Supply Recommendations

The OPA928 is specified for operation from 4.5 V to 16 V (± 2.25 V to ± 8 V). The OPA928 features a high powersupply rejection ratio (PSRR) and significantly reduces power supply errors at dc. However, a decreasing PSRR at high frequencies means that high-frequency components in the power supply, such as noise, can be coupled to the output. Use a linear, low-noise power supply to optimize noise performance. Place 0.1- μ F bypass capacitors close to the power-supply pins to further reduce errors coupling in from the power supplies. For more detailed information on bypass capacitor placement, see $\ddagger 8.4$. Switching power supplies generate switching noise that can manifest at the output of the OPA928. When switching power supplies cannot be avoided, use proper filtering and a low-dropout regulator to attenuate the switching noise and respective harmonics to an acceptable level.



8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, follow PCB layout best practices, including:

- Connect 0.1-µF ceramic bypass capacitors with low equivalent series resistance (ESR) between each supply pin and ground. Place the capacitors as close to the device as possible. For single-supply applications, use a single bypass capacitor from V+ to ground. Bypass capacitors are used to reduce coupled noise by providing low-impedance power sources local to the analog circuitry.
- Physically separate digital and analog grounds, paying attention to the flow of the ground current. Separate grounding for analog and digital circuitry is one of the simplest and most effective methods for noise suppression. A ground plane helps distribute heat and reduces EMI noise pickup.
- Place external components as close to the device as possible.
- · Keep the length of input traces as short as possible. Input traces are the most sensitive part of the circuit.

In addition to general PCB layout considerations, specific layout techniques must be implemented to achieve femtoampere-level input bias current. Every insulator, including PCB material, has a finite resistance that can become a path for current to leak into input traces and degrade input bias performance. To minimize leakage current paths, implement a guard in the PCB layout. The guard presents a low-impedance path equipotential to the input traces. Leakage current toward the high impedance input path can be diverted to the low-impedance guard path. The guard is driven to a potential equal to the input common-mode voltage (see guarding considerations). Current flowing between the input and guard traces is negligible because both traces are ideally at the same potential.

Surround all high-impedance input traces with copper guard traces all the way from the source to the input pins of the OPA928. For inverting configurations, extend the guard copper to the middle of the feedback components, separating the low-impedance output from the high-impedance input node. Remove all solder mask and silkscreen from the guard area to reduce surface-charge accumulation and prevent surface-level leakage paths to the input.

Leakage currents can flow between layers vertically or diagonally through the PCB, as well as horizontally on the surface layer. The guard must be implemented in a three-dimensional scheme to prevent leakage currents originating in other layers from flowing into the signal path. Place the guard copper on the next layer directly below the surface-level signal and guard traces to protect from vertical leakage paths. Surround the sensitive input traces with a via fence connecting the guard copper on different layers to complete the three-dimensional guard enclosure. 🕅 8-9 shows the internal copper layers of a four-layer PCB using a three-dimensional guarding scheme.

A copper ground pour around the OPA928 and guard area is recommended to reduce noise and EMI. In addition to noise and EMI benefits, this ground pour presents another low-impedance path for leakage currents to take. Keep voltage potentials other than guard and ground as far as possible from sensitive nodes. The OPA928 SOIC pinout places the input and power supply pins at opposite ends of the amplifier package to reduce leakage currents across the package and PCB material. If the power supplies (or other voltages) are present in vias or through-holes near the OPA928, a ground-potential via fence can be applied locally to these through-holes to provide a low-impedance path for leakage currents in the direction of sensitive nodes.

High-impedance, femtoampere-level circuits are highly sensitive to electromagnetic interference (EMI). Ground planes and ground pours in the PCB layout can help reduce the effects of EMI. During operation, a femtoampere-level PCB is commonly placed within a shielded enclosure tied to ground for further EMI rejection. In layout, consider enclosing the OPA928 and all high-impedance traces within a local grounded RF shield. An example of localized RF shielding for high-impedance nodes is available in the OPA928EVM user's guide.



8.4.2 Layout Examples




图 8-7. Layout Example: Noninverting Configuration




图 8-8. Layout Example: Inverting Configuration




图 8-9. Layout Example: Three-Dimensional Guard (4-Layer PCB)



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice[®] for TI

PSpice[®] for TI 是可帮助评估模拟电路性能的设计和仿真环境。在进行布局和制造之前创建子系统设计和原型解决 方案,可降低开发成本并缩短上市时间。

9.1.1.2 TINA-TI™ 仿真软件 (免费下载)

TINA-TI[™] 仿真软件是一款简单易用、功能强大且基于 SPICE 引擎的电路仿真程序。TINA-TI 仿真软件是 TINA[™] 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。TINA-TI 仿 真软件提供所有传统的 SPICE 直流、瞬态和频域分析,以及其他设计功能。

TINA-TI 仿真软件提供全面的后处理能力,便于用户以多种方式获得结果,用户可从设计工具和仿真网页免费下载。虚拟仪器提供选择输入波形和探测电路节点、电压以及波形的能力,从而构建一个动态的快速启动工具。

备注

必须安装 TINA 软件或者 TINA-TI 软件后才能使用这些文件。请从 TINA-TI™ 软件文件夹中下载免费的 TINA-TI 仿真软件。

9.1.1.3 TI 参考设计

TI 参考设计是由 TI 的精密模拟应用专家创建的模拟解决方案。TI 参考设计提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。TI 参考设计可在线获取,网址为 https://www.ti.com/reference-designs。

9.2 Documentation Support

9.2.1 Related Documentation

• Texas Instruments, OPA928EVM User's Guide

9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。



9.5 Trademarks

e-trim[™], TINA-TI[™], and TI E2E[™] are trademarks of Texas Instruments. TINA[™] is a trademark of DesignSoft, Inc. PSpice[®] is a registered trademark of Cadence Design Systems, Inc. 所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA928DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	OPA928	Samples
OPA928DT	ACTIVE	SOIC	D	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	OPA928	Samples
POPA928DR	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司