

SCAN926260 Six 1 to 10 Bus LVDS Deserializers with IEEE 1149.1 and At-Speed BIST

Check for Samples: SCAN926260

FEATURES

- **Deserializes One to Six Bus LVDS Input Serial** Data Streams with Embedded Clocks
- IEEE 1149.1 (JTAG) Compliant and At-Speed **BIST Test Modes**
- Parallel Clock Rate 16-66MHz
- On Chip Filtering for PLL
- High Impedance Inputs Upon Power Off (V_{cc} =
- Single Power Supply at +3.3V
- 196-Pin NFBGA Package (Low-Profile Ball Grid Array) Package
- **Industrial Temperature Range Operation:** -40°C to +85°C
- ROUTn[0:9] and RCLKn Default High when Channel is Not Locked
- **Powerdown Per Channel to Conserve Power** on Unused Channels


DESCRIPTION

The SCAN926260 integrates six 10-bit deserializer devices into a single chip. The SCAN926260 can simultaneously deserialize up to six data streams that have been serialized by TI's 10-bit Bus LVDS serializers. In addition, the SCAN926260 is compliant with IEEE standard 1149.1 and also features an At-Speed Built-In Self Test (BIST). For more details, please see the sections titled IEEE 1149.1 Test Modes and BIST Alone Test Modes.

Each deserializer block in the SCAN926260 has it's own powerdown pin (PWRDWN[n])and operates independently with its own clock recovery circuitry and lock-detect signaling. In addition, a master powerdown pin (MS_PWRDWN) which puts all the entire device into sleep mode is provided.

The SCAN926260 uses a single +3.3V power supply and consumes 1.2W at 3.3V with a PRBS-15 pattern on all channels at 660Mbps.

Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)(2)

	-0.3 to 3.8V	
	-0.3V to +3.9V	
sipation Capacity @ 25°C		
θ _{JA} 196 NFBGA:	34°C/W	
θ _{JC} 196 NFBGA:	8°C/W	
	-65°C to +150°C	
	+125°C	
ds)	+225°C	
Human Body Model	>2KV	
Machine Model	>250V	
	θ _{JA} 196 NFBGA: θ _{JC} 196 NFBGA: ds) Human Body Model	

⁽¹⁾ Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics specifies conditions of device operation.

Recommended Operating Conditions

Supply Voltage (V _{DD})	3.0V to 3.6V
Operating Free Air Temperature (T _A)	-40°C to +85°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (1)

Symbol	Parameter	Conditions Pin/Freq.		Min	Тур	Max	Units
LVCMOS/L	VTTL DC Specification	s					
V _{IH}	High Level Input Voltage			2.0		V _{CC}	>
V _{IL}	Low Level Input Voltage		REN, REFCLK, PWRDWNn ,	GND		0.8	>
V _{CL}	Input Clamp Voltage		MS_PWRDWN		-0.87	-1.5	V
I _{IN}	Input Current	V _{in} = 0 or 3.6V		-10		+10	uA
I _{IN}	Input Current	V _{in} = 0 or 3.6V	TRST, TMS, TDI, BIST_SEL[0:2]	-20		+20	uA
V _{OH}	High Level Output Voltage	I _{OH} = −6mA		2	3	V _{CC}	٧
V _{OL}	Low Level Output Voltage	I _{OL} = 6mA	ROUT,	GND	0.18	0.5	٧
Ios	Output short Circuit Current	V _{out} = 0V	RCLK, LOCKn	-15	-46	-85	mA
I _{OZ}	Tri-state Output Current	MS_PWRDWN or REN = 0.8V V _{out} = 0V or V _{CC}		-10	±0.2	+10	μА
V _{OH}	High Level Output Voltage	I _{OH} = −12mA		2		V _{CC}	٧
V _{OL}	Low Level Output Voltage	I _{OL} = 12mA	TDO	GND		0.5	٧
Ios	Tri-state Output Current	V _{out} = 0V		-15		-120	mA

⁽¹⁾ Typical values are given for VDD = 3.3V and TA = $25^{\circ}C$

Submit Documentation Feedback

Copyright © 2002–2013, Texas Instruments Incorporated

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
Bus LVDS	DC specifications						
V_{TH}	Differential Threshold High Voltage	VCM = 0.025, 1.250, 2.375V			+3	+50	mV
V_{TL}	Differential Threshold Low Voltage	(V _{RI+} -V _{RI-})	RI+, RI-	-50mV	-2		mV
I _{IN}	Input Current	$V_{in} = +2.4V,$ $V_{cc} = 3.6 \text{ or } 0V$	Mi, M	-10	±1	+10	μA
	input Guiront	$V_{in} = 0V,$ $V_{cc} = 3.6 \text{ or } 0V$		-10	±1	+10	μA
Supply Cu	rrent						-
I _{CCR}	Total Supply Current	Checker Board Pattern, C _L =15pF	66 MHz		500	600	mA
		PRBS-15 Pattern, C _L =15pF	66 MHz		385		mA
ΔI_{CCR}	Reduction in Supply Current per Channel	Checker Board Pattern	66 MHz	55	77	100	mA
I _{CCXR}	Total Supply Current when Powered Down	$\overline{\text{MS_PWRDN}} = 0.8V^{(2)}$			1.5	2.2	mA
Timing Red	quirements for REFCLK						
t _{RFCP}	REFCLK Period			15.15		62.5	ns
t _{RFDC}	REFCLK Duty Cycle			30	50	70	%
t_{RFCP}/t_{TCP}	Ratio of REFCLK to TCLK			0.95		1.05	
t _{RFTT}	REFCLK Transition Time					8	ns
Deserialize	er Switching Characteris	tics					
t _{RCP}	RCLK Period		RCLK	15.15		62.5	ns
t _{RDC}	RCLK Duty Cycle	See ⁽³⁾	KOLK	41	50	55	%
t _{CLH}	LVCMOS/LVTTL Low- to-High Transition Time	C _L = 15pF,		1.3	1.8	2.2	ns
t _{CHL}	LVCMOS/LVTTL High- to-Low Transition Time	Figure 3 ⁽⁴⁾		1.0	1.5	2.0	ns
t _{ROS}	Rout Data Valid before RCLK	See Figure 2	LOCK,	0.4*t _{RCP}			ns
t _{ROH}	Rout Data Valid after RCLK	See Figure 2	RCLK, ROUT	-0.4*t _{RCP}			ns
t_{HZR}	High to Tri-state Delay					10	ns
t_{LZR}	Low to Tri-state Delay	See Figure 7				10	ns
t_{ZHR}	Tri-state to High Delay	See Figure 7				12	ns
t_{ZLR}	Tri-state to Low Delay					12	ns
t _{DD}	Deserializer Delay	See Figure 1 (All Cases)	RCLK	1.75*t _{RCP} +5	1.75*t _{RCP} +7	1.75*t _{RCP} +10	ns
· -		66 MHz Only		1.75*t _{RCP} +6	1.75*t _{RCP} +7	1.75*t _{RCP} +9	ns

⁽²⁾ Total Supply Current when Powered Down (I_{CCXR}) is higher than previous six channel devices because previous devices asserted ROUTn and RCLKn into tri-state upon loss-of-lock, whereas the SCAN926260 now asserts ROUTn and RCLKn HIGH upon loss-of-lock.

⁽³⁾ t_{RDC} was specified by measuring the positive pulse on the RCLK and dividing this number by the ideal pulse width.

⁽⁴⁾ t_{CLH} and t_{CHL} are Ensured by Statistical Analysis (EBSA). Please see Figure 3 for a graphical representation.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (1)

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units	
	Deserializer PLL LOCK	(5)	66MHz			2.5	μs	
t _{DSR1}	Time from PWRDNn (with SYNCPAT)	See Figure 4 ⁽⁵⁾	16MHz			7.0	μs	
4	Deserializer PLL Lock	See Figure 5 ⁽⁵⁾	66MHz			1.1	μs	
^I DSR2	t _{DSR2} Time from SYNCPAT	See Figure 5	16MHz			4.5	μs	
	Deserializer Right		66MHz	400	500		ps	
t _{RNMI-RIGHT}	Noise Margin	Coo Figure 9(6)	16MHz	1.3	2.51		ns	
	Deserializer Left Noise	Deserializer Left Noise	See Figure 8 ⁽⁶⁾	66MHz	440	600		ps
^t RNMI-LEFT	Margin		16MHz	1.4	2.59		ns	

- (5) For the purpose of specifying deserializer PLL performance, t_{DSR1} and t_{DSR2} are specified with the REFCLK running and stable, and specific conditions of the incoming data stream (SYNCPATs). t_{DSR1} is the time required for the deserializer to indicate lock upon power-up or when leaving the power-down mode. t_{DSR2} is the time required to indicate lock for the powered-up and enabled deserializer when the input (RI+ and RI-) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). The time to lock to random data is dependent upon the incoming data and is not specified.
- (6) t_{RNMI-LEFT} and t_{RNMI-RIGHT} are a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors occur. The Deserializer noise margin specification does not include transmitter jitter and is Ensured By Statistical Analysis (EBSA). Please see Figure 8 for a graphical representation.

SCAN Circuitry Timing Requirements

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{MAX}	Maximum TCK Clock Frequency	$R_L = 500\Omega, C_L = 35 \text{ pF}$	25.0	50.0		MHz
t _S	TDI to TCK, H or L		2.0			ns
t _H	TDI to TCK, H or L		1.0			ns
t _S	TMS to TCK, H or L		2.5			ns
t _H	TMS to TCK, H or L		1.0			ns
t _W	TCK Pulse Width, H or L		10.0			ns
t _W	TRST Pulse Width, L		2.5			ns
t _{REC}	Recovery Time, TRST to TCK		2.0			ns

Timing Diagrams




Figure 1. Deserializer Delay t_{DD}






Figure 2. Output Timing t_{ROS} and t_{ROH} (Data Valid)




Figure 3. Deserializer CMOS/LVTTL Output Load and Transition Times




Figure 4. Locktime from PWRDNn t_{DSR1}




Figure 5. Locktime to SYNCPAT $t_{\rm DSR2}$

Copyright © 2002–2013, Texas Instruments Incorporated






Figure 6. Loss of Lock





Figure 7. Deserializer Tri-state Test Circuit and Timing




Note: For an explanation of Ideal Crossing Point and Noise Margin, please see the Application Information section.

Figure 8. Deserializer Noise Margin and Sampling Window



Block Diagram





Functional Description

The SCAN926260 combines six 1:10 deserializers into a single chip. Each of the six deserializers accepts a Bus LVDS data stream from TI's DS92LV1021, DS92LV1023, DS92LV8028, SCAN921023, or SCAN921025 Serializer. The deserializers then recover the clock and data to deliver the resulting 10-bit wide words to the outputs.

Each of the six channels acts completely independent of each other. Each independent channel has outputs for a 10-bit wide data word, a recovered clock output, and a lock-detect output.

The SCAN926260 has three operating states: Initialization, Data Transfer, and Resynchronization. In addition, there are two passive states: Powerdown and Tri-state. During normal operation, the SCAN6260 also has the capability of utilizing the IEEE 1149.1 test modes (JTAG) or the Built-In Self Test mode (BIST).

The following sections describe each operating mode, passive states, and the JTAG and BIST modes.

Initialization

Before the SCAN926260 receives and deserializes data, it and the transmitting Serializer must initialize the link. Initialization refers to synchronizing the Serializer's and the Deserializer's PLL's to local clocks. The local clocks must be within ±5% of the incoming transmitter clock frequency. After all devices synchronize to local clocks, the Deserializer synchronizes to the Serializer as the second and final initialization step.

Step 1: After applying power to the Deserializer, the outputs are held high and the on-chip Power-on Reset (POR) circuitry disables the internal circuits. When V_{cc} reaches $V_{cc}OK$ (2.1V), the PLL in each deserializer begins locking to the local clock (REFCLK). A local on-board oscillator or other source that provides the specified clock input to the REFCLK pin.

Step 2: The Deserializer PLL must synchronize to the Serializer to complete the initialization. Refer to the Serializer data sheet for proper operation during the Initialization State. The Deserializer identifies the rising clock edge in a synchronization pattern or pseudo-random data and after 80 clock cycles will synchronize to the data stream from the Serializer. At the point where the Deserializer's PLL locks to the embedded clock, the LOCKn pin goes low and valid data appears at the outputs.

Data Transfer

After initialization, the Serializer transfers data to the Deserializer. The serial data stream includes a start and stop bit appended by the serializer, which frames the ten data bits. The start bit is always high and the stop bit is always low. The start and stop bits also function as clock bits embedded in the serial stream.

The Serializer transmits the data and clock bits (10+2 bits) at 12 times the TCLK frequency. For example, if TCLK is 40 MHz, the serial rate is 40 X 12 = 480 Mbps. Since only 10 bits are from input data, the serial 'payload' rate is 10 times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data is 40 X 10 = 400 Mbps. TCLK is provided by the data source and must be in the range of 16MHz to 66MHz.

When one of six Deserializer channels synchronizes to the input from a Serializer, it drives its $\overline{\text{LOCKn}}$ pin low and synchronously delivers valid data at its outputs. The Deserializer locks to the embedded clock, uses it to generate multiple internal data strobes, and drives the <u>embedded</u> clock to the RCLKn pin. The RCLKn pin is synchronous to the data on the ROUTn[0:9] pins. While $\overline{\text{LOCKn}}$ is low, data on ROUTn[0:9] is valid. Otherwise, ROUTn[0:9] and RCLKn are high.

All ROUT, $\overline{\text{LOCK}}$, and RCLK signals will drive a minimum of three CMOS input gates (15pF load) with a 66 MHz clock. This amount of drive allows bussing outputs of two Deserializers and a destination ASIC. REN controls tristate of all the outputs.

The Deserializer input pins are high impedance during Powerdown (\overline{PWRDNn} or $\overline{MS_PWRDN}$ low) and power-off ($V_{cc} = 0V$).

Resynchronization

Whenever one of the six Deserializers loses lock, it will automatically try to resynchronize. For example, if the embedded clock edge is not detected two times in succession, the PLL loses lock and the LOCKn pin is driven high. The system must monitor the LOCKn pin to determine when data is valid.

Product Folder Links: SCAN926260



The user has the choice of allowing the deserializer to re-sync to the data stream or to force synchronization by asserting the Serializer SYNC1 or SYNC2 pin high. This scheme is left up to user discretion. One recommendation is to provide a feedback loop using the LOCKn pin itself to control the sync request of the Serializer (SYNC1 or SYNC2). Dual SYNC pins are provided for local or remote control..

Powerdown

The Powerdown state is a low power sleep mode that the Deserializer typically occupies while waiting for initialization or to reduce power consumption when no data is transferred. While in Powerdown Mode, the PLL stops and RCLK and ROUTn[0:9] are high, which reduces the supply current for each channel by approximately 80mA. Each channel has a powerdown (PWRDWNn) pin that puts the respective channel into sleep mode when asserted low. In addition, the SCAN926260 has a master powerdown (MS_PWRDWN) pin that overrides each individual powerdown pin and puts the entire device into sleep mode when asserted low (This same condition can be replicated by asserting all six individual powerdown pins low.). The powerdown pins are internally pulled low which defaults the device into sleep mode. Active operation requires asserting a high on MS_PWRDWN and the selected channel's PWRDWNn pin.

Upon exiting Powerdown, the Deserializer enters the Initialization state. The system must then allow time to Initialize before data transfer can begin.

Tri-state

When the system drives the REN pin low, the Deserializer enters tri-state. This will tri-state the receiver output pins (ROUTn[0:9]) and RCLK[0:5]. When the system drives REN high, the Deserializer will return to the previous state as long as all other control pins remain static (PWRDWNn, MS_PWRDWN). The LOCKn pin is not affected by REN and continues to be active, signalling LOCK status. This allows the system to be sure the channel is locked before enabling the data outputs.

SCAN926260 Control Signal Truth Table⁽¹⁾

	SCAN Mode In	ternal Signals	INPUTS				OUTPUTS	
STATE	SCAN_HIZB	SCAN_BIST	MS_PWRDWN	PWRDWN[n]	REN	LOCK[n]	ROUTn[0:9]	RCLK[n]
SCAN ⁽²⁾	0	Х	Х	Х	Х	Z	10 @ Z	Z
SCAN ⁽²⁾	1	1	Х	X	Х	Z	10 @ Z	Z
Powerdown ⁽³⁾	1	0	0	X	Х	1	10 @ 1	1
Powerdown (4)	1	0	1	All 6 @ 0	Х	1	10 @ 1	1
Normal, Not Locked ⁽⁵⁾	1	0	1	1	1	1	10 @ 1	1
Normal, Locked ⁽⁵⁾	1	0	1	1	1	0	data	clock
REN = Low, Not Locked ⁽⁶⁾ (7)	1	0	1	1	0	1	10 @ Z	Z

(1) **Key**:

Z = High Impedance

X = Don't Care

10 @ Z = All 10 ROUT for the respective Channel are High Impedance

1 = High Voltage Level

0 = Low Voltage Level

SCAN_HIZB = the internal control signal from the HighZ command at the TAP Controller

SCAN_BIST = the internal control signal from the BIST command at the TAP Controller

- (2) JTAG/SCAN has the highest priority. SCAN_HIZB is active low and SCAN_BIST is active high. If either control is active, the outputs will be in tri-state.
- (3) MS_PWRDWN has the second highest priority. When MS_PWRDWN is low, the entire chip enters sleep mode and all outputs (ROUTn[0:9], RCLK[n], and LOCK[n]) are high.
- (4) PWRDWN[n] are the six individual power-down pins. Each will power down the respective channel. A special case occurs when all six PWRDWN[n] pins are low-the common bias circuits will also be powered down. This state is equivalent to the case when MS_PWRDWN is low.
- (5) During normal operation mode (no SCAN, no Power-down, and REN high), LOCK[n] controls the ROUTn[0:9] and RCLK[n] outputs. When LOCK[n] is high (unlocked), all outputs will be 1, and when LOCK[n] is low (locked), both data and clock will be valid at the outputs. BIST-ALONE mode is considered part of normal operation and can be overriden by any of the above priorities.
- (6) REN has a lower priority than PWRDWN[n]. When REN is low, the output data (ROUTn[0:9] and RCLK[n]) will be in tri-state. The LOCK[n] signal's output is not affected by REN.
- (7) There are internal pull-downs on the REN, PWRDWNn and MS_PWRDWN pins. Active operation requires asserting these pins high.

Copyright © 2002–2013, Texas Instruments Incorporated



SCAN926260 Control Signal Truth Table⁽¹⁾ (continued)

	SCAN Mode In	nternal Signals		INPUTS	OUTPUTS			
STATE	SCAN_HIZB	SCAN_BIST	MS_PWRDWN	PWRDWN[n]	REN	LOCK[n]	ROUTn[0:9]	RCLK[n]
REN = Low, Locked ⁽⁶⁾⁽⁷⁾	1 0		1	1	0	0	10 @ Z	Z
	Default State (7)			0	0	1	10 @ 1	1

IEEE 1149.1 Test Modes

The SCAN926260 features interconnect test access that is compliant to the IEEE 1149.1 Standard for Boundary Scan Test (JTAG). All digital TTL I/O's on the device are accessible using IEEE 1149.1, and entering this test mode will override all input control cases including power down and REN. In addition to the four required Test Access Port (TAP) signals of TMS, TCK, TDI, and TDO, TRST is provided for test reset.

To supplement the test coverage provided by the IEEE 1149.1 test access to the digital TTL pins, the SCAN926260 has two instructions to test the LVDS interconnects. The first is EXTEST. This is implemented at LVDS levels and is only intended as a go no-go test (e.g. missing cables). The second method is the RUNBIST instruction. It is an "at-system-speed" interconnect test. It is executed in approximately 33ms with a system clock speed of 66MHz. There are 12 bits in the RX BIST data register for notification of PASS/FAIL and TEST_COMPLETE, with two bits for each of the six channels. The RX BIST register is defined as (from MSB to LSB):

Bit Number Description 11 (MSB) BIST COMPLETE for Channel 6 BIST PASS/FAIL for Channel 6 10 9 BIST COMPLETE for Channel 5 8 BIST PASS/FAIL for Channel 5 7 BIST COMPLETE for Channel 4 6 BIST PASS/FAIL for Channel 4 5 BIST COMPLETE for Channel 3 4 BIST PASS/FAIL for Channel 3 3 BIST COMPLETE for Channel 2 2 BIST PASS/FAIL for Channel 2 1 **BIST COMPLETE for Channel 1** 0 (LSB) BIST PASS/FAIL for Channel 1

Table 1. RX BIST Register

A "pass" indicates that the BER (Bit-Error-Rate) is better than 10^{-7} . This is a minimum test, so a "fail" indication means that the BER is higher than 10^{-7} .

The BIST features of the SCAN926260 six channel deserializer are compatible with the BIST features on the DS92LV8028, the SCAN921023 and the SCAN921025 Serializers.

An important detail is that once both devices have the RUNBIST instruction loaded into their respective instruction registers, both devices must move into the RTI state within 4K system clocks (At a system CLK of 66MHz and TCK of 1MHz this allows for 66 TCK cycles). This is not a concern when both devices are on the same scan chain or LSP. However, it can be a problem with some multi-drop devices. This test mode has been simulated and verified using TI's Enhanced SCAN Bridge (SCANSTA111).

BIST Alone Test Modes

The SCAN926260 also supports a BIST Alone feature which can be run without enabling the JTAG TAP controller. This feature provides the ability to run continuous BER testing on all channels, or on individual channels without affecting live traffic on other channels. The ability to run the BERT (Bit-Error-Rate-Test) while adjacent channels are carrying normal traffic is a useful tool to determine how normal traffic will affect the BER on any given channel.

Product Folder Links: SCAN926260



The BIST Alone features can be accessed using the 5 pins defined as BIST_SEL0, BIST_SEL1, BIST_SEL2, BIST_ACT, and BISTMODE REQ.

BIST_ACT activates the BIST Alone mode. The BIST Alone mode will continue until deactivated by the BIST_ACT pin. The BIST_ACT input must be high or low for four or more clock cycles in order to activate or deactivate the BIST Alone mode. The BIST ACT input is pulled low internally.

BISTMODE_REQ is used to select either gross error reporting or a specific output error report. When the BIST Alone mode is active, the LOCKn output for all channels running BIST Alone will go low and the respective ROUTn(0:9) output will report any errors. When BISTMODE_REQ is low, the error reporting is set to Gross Mode, and whenever a bit contains one or more errors, ROUT(0:9) for that channel goes high and stays high until deactivation by the BIST_ACT input. When BISTMODE_REQ is high, the output error reporting is set to Bit Error mode. Whenever any data bit contains an error, the data output for that corresponding bit goes high. The default setting is Gross Error mode.

The three BIST_SELn inputs determine which channel is in BIST Alone mode according to the following table:

BIST_ACT	BIST_SEL2	BIST_SEL1	BIST_SEL0	BIST for Channel
1	0	0	0	0
1	0	0	1	1
1	0	1	0	2
1	0	1	1	3
1	1	0	0	4
1	1	0	1	5
1	1	1	0	All Channels
1	1	1	1	IDLE
0	X	Х	X	IDLE

Table 2. BIST Alone Mode Selection

APPLICATION INFORMATION

USING THE SCAN926260

The SCAN926260 combines six 1:10 deserializers into a single chip. Each of the six deserializers accepts a BusLVDS data stream up to 660 Mbps from one of Tl's 10-Bit Serializers. The Deserializers then recover the embedded two clock bits and data to deliver the resulting 10-bit wide words to the output. The Deserializer uses a separate reference clock (REFCLK) and an on-board PLL to extract the clock information from the incoming data stream and then deserialize the data. The Deserializer monitors the incoming clock information, determines lock status, and asserts the LOCKn output high when loss of lock occurs.

POWER CONSIDERATIONS

An all CMOS design of the Deserializer makes it an inherently low power device.

POWERING UP THE DESERIALIZER

The SCAN926260 can be powered up at any time. The REFCLK input can be running before the Deserializer powers up, and it must be running in order for the <u>Deserializer</u> to lock to incoming data. The Deserializer outputs (ROUTn[0:9]), the recovered clock (RCLKn), and <u>LOCKn</u> are high until the Deserializer detects data transmission at its inputs and locks to the incoming data stream.

DATA TRANSFER

Once the Deserializer powers up, it must be phase locked to the transmitter to transfer data. Phase locking occurs when the Deserializer locks to incoming data or when the Serializer sends sync patterns. The Serializer sends SYNC patterns whenever the SYNC1 or SYNC2 inputs are high. The LOCKn output of the Deserializer remains high until it has locked to the incoming data stream. Connecting the LOCKn output of the Deserializer to one of the SYNC inputs of the Serializer will ensure that enough SYNC patterns are sent to achieve Deserializer lock.

Product Folder Links: SCAN926260



The Deserializer can also lock to incoming data by simply powering up the device and allowing the "lock to pseudo random data" circuitry to find and lock to the data stream.

While the Deserializer LOCKn output is low, data at the respective channel's Deserializer outputs (ROUTn[0:9]) is valid, except for the specific case when loss of lock occurs during transmission which is further discussed in the RECOVERING FROM LOCK LOSS section below.

NOISE MARGIN

The Deserializer noise margin is the amount of input jitter (phase noise) that the Deserializer can tolerate and still reliably receive data. Various environmental and systematic factors include:

Serializer: TCLK jitter, V_{DD} noise (noise bandwidth and out-of-band noise)

Media: ISI, Large V_{CM} shifts Deserializer: V_{DD} noise

Please see the section on USING NOISE MARGIN TO VALIDATE SIGNAL QUALITY for more information.

RECOVERING FROM LOCK LOSS

In the case where the Deserializer loses lock during data transmission, up to 1 cycle of data that was previously received can be invalid. This is due to the delay in the lock detection circuit. The lock detect circuit requires that invalid clock information be received two times in a row to indicate loss of lock. Since clock information has been lost, it is possible that data was also lost during these cycles. Therefore, after the Deserializer relocks to the incoming data stream and the Deserializer LOCKn pin goes low, at least one previous data cycle should be suspect for bit errors.

The Deserializer can relock to the incoming data stream by making the Serializer resend SYNC patterns, as described above, or by locking to pseudo random data, which can take more time, depending on the data patterns being received.

HOT INSERTION

All Bus LVDS Deserializers are hot pluggable if you follow a few rules. When inserting, ensure the Ground pin(s) makes contact first, then the VCC pin(s), and then the I/O pins. When removing, the I/O pins should be unplugged first, then the VCC, then the Ground. Random lock hot insertion is illustrated in Figure 9.




Figure 9. Hot Insertion Lock to Pseudo-Random Data

TRANSMISSION MEDIA

The Serializer and Deserializer can also be used in point-to-point configurations, through PCB trace, through twisted pair cable, or twinax cables. In point-to-point configurations, the transmission media need only be terminated at the receiver end. Please note that in point-to-point configurations, the potential of offsetting the ground levels of the Serializer vs. the Deserializer must be considered. In some applications, multidrop configurations may be possible. Bus LVDS provides a ±1.0V common mode range at the receiver inputs.



FAILSAFE BIASING FOR THE SCAN926260

The SCAN926260 has internal failsafe biasing and an improved input threshold sensitivity of ±50mV versus ±100mV for the DS92LV1210.. This allows for a greater differential noise margin. However, in cases where the receiver input is not being actively driven, the increased sensitivity of the SCAN926260 can pickup noise as a signal and cause unintentional locking. For example, this can occur when an input cable is disconnected.

External resistors can be added to the receiver circuit board to boost the level of failsafe biasing. Typically, the non-inverting receiver input is pulled up and the inverting receiver input is pulled down by high value resistors. The pull-up and pull-down resistors (R_1 and R_2) provide a current path through the termination resistor (R_1) which biases the receiver inputs when they are not connected to an active driver. The value of the pull-up and pull-down resistors should be chosen so that enough current is drawn to provide a +15mV minimum drop across the termination resistor in the presence of anticipated input noise. Also, in systems where use of the individual channel is well known or controlled, using the respective channel's PWRDWNn pin(s) may eliminate the need for external Failsafe Biasing. Please see Figure 11 for the Failsafe Biasing Setup.

DIFFERENCES BETWEEN the DS92LV1260, the SCAN921260, and the SCAN926260

The DS92LV1260 is a six channel, ten bit, Bus LVDS Deserializer with random lock capability and a parallel clock rate up to 40MHz. Each channel contains a recovered clock (RCLKn) and lock (LOCKn) output. The DS92LV1260 also contains a seventh serial input channel that serves as a redundant input. Also, unlike previous deserializers, the LOCKn signal is synchronous to valid data appearing on the outputs. Please see the DS92LV1260 datasheet for more specific details about the seventh redundant channel and further details.

The SCAN921260 contains the same basic functions as the DS92LV1260. However, the SCAN921260 has an increased parallel clock rate up to 66MHz, is IEEE 1149.1 (JTAG) compliant and also contains at-speed Built-In-Self-Test (BIST).

The SCAN926260 contains the same basic functions as the SCAN921260. However, in addition to a master powerdown, the SCAN926260 has individual powerdown pins per channel, has eliminated the seventh redundant channel, and now asserts all outputs ROUTn[0:9] and RCLKn high during powerdown and during loss of lock. Please also note that the LOCKn pin output is no longer affected by REN. Also, the SCAN926260 is footprint compatible and may be used interchangibly with the SCAN921260.

USING NOISE MARGIN TO VALIDATE SIGNAL QUALITY

The parameters t_{RNMI-LEFT} and t_{RNMI-RIGHT} are calculated by first measuring how much of the ideal bit the receiver needs to ensure correct sampling. After determining this amount, what remains of the ideal bit that is available for external sources of noise is called noise margin. Noise margin does not include transmitter jitter. Please see Figure 8 for a graphical explanation. Also, for a more detailed explanation of noise margin, please see Application Note 1217 (SNLA053) titled "How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask."

The vertical limits of the mask are determined by the SCAN926260 receiver input threshold of ±50mV.

BYPASS

Circuit board layout and stack-up for the BLVDS devices should be designed to provide noise-free power to the device. Good layout practice will also separate high-frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power / ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 3X the power supply voltage being used.

It is a recommended practice to use two vias at each power pin as well as at all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components. Locate RF capacitors as close as possible to the supply pins, and use wide low impedance traces (not 50 Ohm traces). Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise.

Copyright © 2002–2013, Texas Instruments Incorporated



Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLL circuitry.

Use at least a four layer board with a power and ground plane. Locate CMOS (TTL) signals away from the LVDS lines to prevent coupling. Closely-coupled differential lines of 100 Ohms Z_{DIFF} are typically recommended for LVDS interconnects. The closely-coupled lines help to ensure that coupled noise will appear as common-mode and is rejected by the receivers. Also, the tight coupled lines will radiate less.

Termination of the LVDS interconnect is required. For point-to-point applications, termination should be located at the load end. Nominal value is 100 Ohms to match the line's differential impedance. Place the resistor as close to the receiver inputs as possible to minimize the resulting stub between the termination resistor and receiver.

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the TI web site at: http://www.ti.com/ww/en/analog/interface/lvds.shtml. For packaging information on NFBGA's, please see AN-1126 (SNOA021).

Guidance for the SCAN926260 is provided next:

SCAN926260: SIX 1 TO 10 DESERIALIZERS

General guidance is provided below. Exact guidance can not be given as it is dictated by other board level /system level criteria. This includes the density of the board, power rails, power supply, and other integrated circuit power supply needs.

DVDD = DIGITAL SECTION POWER SUPPLY

These pins supply the digital portion and receiver output buffers of the device. Receiver DVDD pins require more bypass to power outputs under synchronous switching conditions. An estimate of local capacitance requires a minimum of 20nF. This is calculated by taking 66 (60 LVTTL Outputs + 6 RCLK Outputs) times the maximum output short circuit current (IOS) of 85mA. Multiplying this number by the maximum rise time (t_{CLH}) of 4ns and dividing by the maximum allowed droop in VDD (assume 50mV) yields 448.8nF. Dividing this number by the number of DVDD pins (25) yields 18nF. Rounding up to a standard value, 0.1uF is selected for each DVDD pin. The capacitative bandwidth for this capacitor may be extended by placing a 0.01uF capacitor in parallel. The 0.01uF capacitor should be placed closer to the DVDD pin than the 0.1uF capacitor.

PVDD = PLL SECTION POWER SUPPLY

The PVDD pin supplies the PLL circuit. PLL circuits require clean power for the minimization of jitter. A supply noise frequency in the 300kHZ to 1MHz range can cause increased output jitter. Certain power supplies may have switching frequencies or high harmonic content in this range. If this is the case, filtering of this noise spectrum may be required. A notch filter response is best to provide a stable VDD, suppression of the noise band, and good high-frequency response (clock fundamental). This may be accomplished with a pie filter (CRC or CLC). If employed, a separate pie filter is recommended for each PLL to minimize drop in potential due to the series resistance. Separate power planes for the PVDD pins is typically not required.

AVDD = LVDS SECTION POWER SUPPLY

The AVDD pin supplies the LVDS portion of the circuit. The SCAN926260 has four AVDD pins. Due to the nature of the design, current draw is not excessive on these pins. A 0.1uF capacitor is sufficient for these pins. If space is available, the 0.01uF capacitor may be used in parallel with the 0.1uF capacitor for additional high frequency filtering.

GROUNDs


The AGND pin should be connected to the signal common in the cable for the return path of any common-mode current. Most of the LVDS current will be odd-mode and return within the interconnect pair. A small amount of current may be even-mode due to coupled noise and driver imbalances. This current should return via a low impedance known path.

For a typical application circuit, please see Figure 10.

Submit Documentation Feedback

Copyright © 2002–2013, Texas Instruments Incorporated





(Only one power/ground for each supply type shown for clarity-bypass networks should be repeated for all power/ground pairs.)

Figure 10. Typical Application Circuit




Figure 11. Optional Additional External Failsafe Biasing



Pin Diagram

Figure 12. Top View of SCAN926260TUF (196 pin NFBGA)

		ııg	uit iz	. тор	VICW O	I JUA	132020	0101	(130 p	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,07)		
(A1)	(A2)	(A3)	(A4)	(A5)	(A6)	(A7)	(A8)	(A9)	(A 1 0)	(A 1 1)	(A 1 2)	(A 1 3)	(A 1 4)
DGND	REN	R _{INO} -	R _{INO} +	AGND	R _{IN2} -	R _{IN2} +	AGND	R _{IN4} -	R _{IN4} +	AV_{DD}	PWRDWN*1	PWRDWN*	0 PGND
(B1)	B2	(B3)	B4	(B5)	(B6)	(B7)	(B8)	(B9)	(B10)	B11	(B12)	(B13)	(B14)
DV_DD	GND	DV_DD	REFCLK N	S_PWRDWN	I* AV _{DD}	AGND	AGND	AV _{DD} BI	STMODE_R	EQ AGND	PGND	N/C	GND
C1	C2	(C3)	C4	C5	<u>C6</u>	C7	<u>C8</u>	<u>C9</u>	C10	©11	C12	C13	C14
TMS	TRST*	PWRDWN*2	DV_DD	R _{IN 1} -	R _{IN 1} +	AV_{DD}	R _{IN3} -	R _{IN3} +	R _{IN5} -	R _{IN5} +	PWRDWN*5	N/C	BIST_SEL2
(D1)	(D2)	(D3)	(D4)	(D5)	(D6)	(D7)	(D8)	(D9)	(D10)	(D11)	(D12)	(D13)	(D14)
TDI	TCK	TDO	DGND	DGND	DV _{DD}	DGND	BIST_SEL0	DGND	PGND	DGND	DV_DD	LOCK ₅ *	BIST_SEL1
E1)	E2	(E3)	E4	(E5)	(E6)	E7	E8)	(E9)	(E10)	(E11)	(E12)	(E13)	(E14)
PV_{DD}	R _{OUTO9}	N/C	R _{OUTO8}	DGND	DV _{DD}	OV_{DD}	DGND	DV _{DD}	DVDD	PWRDWN*3	00137	R _{OUT58}	R _{OUT59}
(F1)	(F2)	(F3)	(F4)	(F5)	(F6)	(F7)	(F8)	(F9)	(F10)	(F11)	(F12)	(F13)	(F14)
PV_{DD}	RCLK ₀	LOCK ₀ *	R _{OUTO7}	DGND	DGND	OV_{DD}	DGND	DGND	OV_{DD}	PWRDWN*4		RCLK ₅	PV _{DD}
(G1)	(G2)	(G3)	$\left(G4\right)$	(G5)	$\binom{\text{G6}}{}$	(G7)	(8)	(G9)	(G10)	(G11)	(G12)	(G13)	(G14)
PGND	PGND	R _{OUTO6}	R _{OUTO5}	DGND	OV_{DD}	DGND	DGND	DGND	DV_{DD}	R _{OUT55}	R _{OUT56}	PGND	PV_{DD}
(H1)	(H2)	(H3)	(H4)	(H5)	(H6)	(H7)	(H8)	(H9)	(H10)	(H 1 1)	(H 1 2)	(H13)	(H 1 4)
PGND	R _{OUT04}	R _{OUT02}	R _{OUTO3}	DGND	DV_DD	DGND	DGND	DGND	DV_{DD}	R _{OUT54}	R _{OUT53}	PGND	PGND
(J1)	(J2)	$\left(J3\right)$	(J4)	(J5)	(J6)	$\left(J7\right)$	(J8)	(J9)	(J10)	(J11)	(J12)	(J13)	(J 1 4)
PV_{DD}	R _{OUT 12}	R _{OUT10}	PGND	$\overline{DV_{DD}}$	DGND	DGND	$\overline{DV_{DD}}$	$\overline{DV_{DD}}$	DV_{DD}	R _{OUT52}	R _{OUT51}	PGND	PV_{DD}
(K1)	(K2)	(K3)	(K4)	(K5)	(K6)	(K7)	(K8)	(K9)	(K10)	(K11)	(K12)	(K13)	(K14)
PV_{DD}	R _{OUT 14}	Routoo	R _{OUTO 1}	DV_DD	DV_DD	DV_{DD}	DGND	DGND	DV_{DD}	BIST_ACT	R _{OUT50}	R _{OUT40}	PV_{DD}
L1	(L2)	L3	L4	(L5)	(re)	(L7)	(L8)	(L9)	(L10)	(L11)	(L12)	(L13)	(L14)
R _{OUT 13}	RCLK ₁	R _{OUT 1 1}	GND	GND	R _{OUT21}	DGND	R _{OUT31}	R _{OUT34}	DV_{DD}	R _{OUT45}	R _{OUT41}	R _{OUT44}	R _{OUT42}
(M 1)	M2	(M3)	M4	(M5)	(M6)	M7	(M8)	(M9)	(M 1 0)	M 1 1	(M 1 2)	(M 1 3)	M 1 4
R _{OUT15}	R _{OUT 18}	R _{OUT 19}	R _{OUT29}	R _{OUT25}	R _{OUT23}	R _{OUT20}	R _{OUT30}	R _{OUT33}	R _{OUT35}	R _{OUT36}	R _{OUT46}	RCLK ₄	R _{OUT43}
N ₁	N2	N3	N4	N5	N ₆	N7	N8	N9	N10	N 1 1	N12	N 1 3	N 1 4
R _{OUT 16}	R _{OUT 17}	LOCK ₂ *	R _{OUT27}	RCLK ₂	R _{OUT22}	PGND	PGND	R _{OUT32}	RCLK ₃	R _{OUT37}	R _{OUT39}	R _{OUT47}	R _{OUT48}
P1	(P2)	(P3)	P4	P5	P6	(P7)	(P8)	(P9)	(P10)	(P11)	(P12)	(P13)	(P14)
LOCK ₁ *	R _{OUT28}	R _{OUT26}	R _{OUT24}	PV_{DD}	PV_{DD}	PGND	PGND	PV_{DD}	PV_{DD}	R _{OUT38}	LOCK ₃ *	LOCK ₄ *	R _{OUT49}

Note: * = $\overline{\text{OVERBAR}}$



Pin Descriptions

Pin Name	Type	Pin Descr Pins	Description
GND	GND	B2, B14, L4, L5	Ground pins for ESD structures.
R _{INn} ±	Bus LVDS Input	A3-A4, A6-A7, A9-10, C5- C6, C8-C9, C10-C11	Bus LVDS differential input pins. Failsafe described in Application Information section.
N/C		E3	This pin is not bonded out. Therefore, you may tie this pin High, Low, or as a N/C. However, for board layout compatibility with the SCAN921260 or the DS92LV1260, tie this pin LOW.
DVdd		B1, B3, C4, D6, D12, E6, E7, E9, E10, F7, F10, F12, G6, G10, H6, H10, J5, J8, J9, J10, K5, K6, K7, K10, L10	Supply voltage for digital section.
DGND		A1, D4, D5, D7, D9, D11, E5, E8, F5, F6, F8, F9, G5, G7, G8, G9, H5, H7, H8, H9, J6, J7, K8, K9, L7	Ground pins for digital section.
PVdd		E1, F1, F14, G14, J1, J14, K1, K14,P5, P6, P9, P10	Supply voltage for PLL circuitry.
PGND		A14, B12, D10, G1, G2, G13, H1, H13, H14, J4, J13, N7, N8, P7, P8	Ground pins for PLL circuitry.
AVdd		A11, B6, B9, C7	Supply voltage for analog circuitry.
AGND		A5, A8, B7, B8, B11	Ground pins for analog circuitry.
PWRDWN [0:5]	3.3V CMOS Input	A12, A13, C3, C12, E11, F11	A low on one of these pins puts the corresponding channel into sleep mode and a high makes the corresponding channel active. There is an internal pull-down on each of these pins that defaults the PWRDWNn input to sleep mode. Active operation requires asserting a high on the PWRDWNn and MS_PWRDWN input.
MS_PWRDWN	3.3V CMOS Input	B5	A low on this pin puts the device into sleep mode and a high makes the part active. There is an internal pull-down that defaults the MS_PWRDWNn input to sleep mode. Active operation requires asserting a high on the MS_PWRDWNn input.
REN	3.3V CMOS Input	A2	Enables the ROUTn[0:9], RCLKn, outputs. There is an internal pull-down that defaults REN to tri-state the outputs. Active outputs require asserting a high on REN. Please note that LOCKn is not affected by REN.
REFCLK	3.3V CMOS Input	B4	Frequency reference input. Used by the PLL while locking onto incoming LVDS streams.Has no phase relation to RCLK.
LOCK[0:5]	3.3V CMOS Output	D13, F3, N3, P1, P12, P13	Indicates the status of the PLLs for the individual deserializers: LOCKn= L indicates locked, LOCKn= H indicates unlocked.
ROUTn[0:9]	3.3V CMOS Output	E2, E4, E12, E13, E14, F4, G3, G4, G11, G12, H2, H3, H4, H11, H12, J2, J3, J11, J12, K2, K3, K4, K12, K13, L1, L3, L6, L8, L9, L11, L12, L13, L14, M1, M2, M3, M4, M5, M6, M7, M8, M9, M10, M11, M12, M14, N1, N2, N4, N6, N9, N11, N12, N13, N14, P2, P3, P4, P11, P14	Outputs for the ten bit deserializers; n = deserializer number. When a channel is not locked, ROUT[0:9] are high for that channel.
RCLK[0:5]	3.3V CMOS Output	F2, F13, L2, M13,N5, N10	Recovered clock for each deserializer's output data. When a channel is not locked, the RCLK for that channel is high.
TMS	3.3V CMOS Input	C1	Test Mode Select input to support IEEE 1149.1. There is a weak internal pull-up on TMS that defaults TRST, TDI, TCK and TDO to be inactive. However, in noisy environments, pulling TMS high ensures the JTAG test access port (TAP) is never activated.
TRST	3.3V CMOS Input	C2	Test Reset Input to support IEEE 1149.1. There is a weak internal pull-up on this pin.
TDI	3.3V CMOS Input	D1	Test Data Input to support IEEE 1149.1. There is a weak internal pull-up on this pin.
TCK	3.3V CMOS Input	D2	Test Clock to support IEEE 1149.1



Pin Descriptions (continued)

Pin Name	Туре	Pins	Description
TDO	3.3V CMOS Output	D3	Test Data Output to support IEEE 1149.1.
BISTMODE_REQ	3.3V CMOS Input	B10	BIST Alone Error Reporting Mode Select Input.
BIST_SEL[0:2]	3.3V CMOS Input	C14, D8, D14	These pins control which channels are active for the BIST Alone operating mode. The BIST Alone Mode Selection Table describes their function. There are internal pull-ups that default all BIST_SEL[0:2] to high, which is the idle state for all channels in the BIST Alone mode.
BIST_ACT	3.3V CMOS Input	K11	A high on this pin activates the BIST Alone operating mode. There is a weak internal pull-down that should default the BIST_ACT to de-activate the BIST Alone operating mode. In a noisy operating environment, it is recommended that an external pull down be used to ensure that BIST_ACT stays in the low state.
N/C		B13, C13	Unused solder ball location. Do not connect.





REVISION HISTORY

Changes from Revision G (April 2013) to Revision H						
•	Changed layout of National Data Sheet to TI format		18			

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
SCAN926260TUF/NOPB	Active	Production	NFBGA (NZH) 196	119 JEDEC TRAY (10+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	SCAN926260T UF >B
SCAN926260TUF/NOPB.A	Active	Production	NFBGA (NZH) 196	119 JEDEC TRAY (10+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	SCAN926260T UF >B
SCAN926260TUFX/NO.A	Active	Production	NFBGA (NZH) 196	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	SCAN926260T UF >B
SCAN926260TUFX/NOPB	Active	Production	NFBGA (NZH) 196	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	SCAN926260T UF >B

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SCAN926260TUFX/NOPB	NFBGA	NZH	196	1000	330.0	24.4	15.3	15.3	2.5	20.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SCAN926260TUFX/NOPB	NFBGA	NZH	196	1000	356.0	356.0	45.0	



www.ti.com 4-Aug-2025


TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SCAN926260TUF/NOPB	NZH	NFBGA	196	119	7 X 17	150	322.6	135.9	7620	18.1	12.7	12.9
SCAN926260TUF/ NOPB.A	NZH	NFBGA	196	119	7 X 17	150	322.6	135.9	7620	18.1	12.7	12.9



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025