

具有 5V 容差的电平转换器的单路 FET 2.5V/3.3V 低电压总线开关


查询样品: SN74CB3T1G125-Q1

特性

- 符合汽车应用要求
- 输出电压转换跟踪 Vcc
- 在所有数据 I/O 端口上支持混合模式信号运行
 - 通过 **3.3 V V_{CC}** 提供 **5 V** 输入与低至 **3.3 V** 的 输出电平转换
 - 通过 2.5 V V_{CC} 提供 5 V/3.3 V 输入与低至 2.5 V 的输出电平转换
- 支持器件上电与断电的 5 V 容差 I/O
- 支持近零传播延迟的双向数据流
- 低导通阻抗 (r_{on}) 特性 (r_{on} = 5 Ω 典型值)
- 低输入/输出电容可最大限度地减少加载(C_{io(OFF)} = 5 pF 典型值)
- 数据与控制输入提供负脉冲信号钳位二极管
- 低功耗

(I_{cc} = 20 µA 最大值)

- V_{CC} 工作电压范围: 2.3 V 至 3.6 V
- 数据 I/O 支持 0 至 5 V 信号级(0.8 V、1.2 V、1.5 V、1.8 V、2.5 V、3.3 V、5 V)
- 可通过 TTL 或 5 V/3.3 V CMOS 输出驱动控制输入
- loff 支持部分断电模式工作
- 支持数字应用: 电平转换、USB 接口、总线隔离
- 是低功耗便携式应用的理想选择



说明

SN74CB3T1G125-Q1 是支持低导通电阻 (r_{on}) 的 高速TTL兼容 FET 总线开关,支持最小传播延迟。 该器件提供可跟踪 V_{CC} 的电压转换,能够在所有数据 I/O 端口上全面支持混合模式信号运行。 SN74CB3T1G125-Q1 支持系统使用 5 V TTL、3.3 V LVTTL 与 2.5 V CMOS 开关标准,以及用户定义开关电平(见图 1)。

SN74CB3T1G125-Q1 是一个具有单一输出使能 (\overline{OE}) 输入的 1 -位总线开关。 \overline{OE} 为低时,总线开关打开,A 端口连接至 B 端口,可在两个端口之间实现双向数据流。 \overline{OE} 为高时,总线开关关闭,A 与 B 端口之间存在高阻抗状态。

该器件的技术规格针对采用 I_{off} 的部分断电应用而全面拟订。 I_{off} 特性可在断电时防止损坏电流通过器件回流。 该器件可在关闭时提供隔离。


为了确保加电或断电期间的高阻抗状态, \overline{OE} 应通过一个上拉电阻器连接至 V_{CC} ; 该电阻器的最小值由驱动器的电流吸收能力来决定。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ZHCS196 – JUNE 2011 www.ti.com.cn



NOTE A: If the input high voltage (V_{IH}) level is greater than or equal to $V_{CC} - 1$ V, and less than or equal to 5.5 V, then the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.

图 1. 典型 DC 电压转换特点

ORDERING INFORMATION


T _A	PACKA	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
-40°C to 125°C	SOT (SC-70) - DCK	Reel of 3000	CCB3T1G125QDCKRQ1	72_

- 1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) The actual top-side marking has one additional character that designates the assembly/test site.

FUNCTION TABLE


INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

LOGIC DIAGRAM (POSITIVE LOGIC)





SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- (1) Gate voltage (V_G) is equal to approximately V_{CC} + V_T when the switch is ON and V_I > V_{CC} + V_T.
- (2) EN is the internal enable signal applied to the switch.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _{IN}	Control input voltage range ^{(2) (3)}		-0.5	7	V
V _{I/O}	Switch I/O voltage range ^{(2) (3) (4)}	-0.5	7	V	
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	I/O port clamp current $V_{I/O} < 0$			
I _{IO}	ON-state switch current ⁽⁵⁾	·		±128	mA
	Continuous current through V _{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance (6) DCK package			252	°C/W
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for V_{I/O}.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage				
V _{IH}	High lavel control in a value	V _{CC} = 2.3 V to 2.7 V	1.7	5.5	\ /
	High-level control input voltage	V _{CC} = 2.7 V to 3.6 V	2	5.5	V
.,	Level and a set of the set of the set	V _{CC} = 2.3 V to 2.7 V	0	0.7	
V_{IL}	Low-level control input voltage	V _{CC} = 2.7 V to 3.6 V	0	0.8	V
V _{I/O} Data input/output voltage					V
T _A	Operating free-air temperature	-40	125	°C	

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



ZHCS196 - JUNE 2011 www.ti.com.cn

ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}		$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V	
V _{OH}		See Figure 3 and Figure 4					
I _{IN}	Control inputs	$V_{CC} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V} \text{ to } 5.5 \text{ V} \text{ or GND}$			±10	μΑ	
		V _{CC} = 3.6 V,	$V_1 = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20	
I		Switch ON,	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$			-40	μΑ
		$V_{IN} = V_{CC}$ or GND	$V_{I} = 0 \text{ to } 0.7 \text{ V}$			±5	
I _{OZ} (3)		V_{CC} = 3.6 V, V_{O} = 0 to 5.5 V, V_{I} = 0, Switch OFF,			±10	μΑ	
I _{off}		$V_{CC} = 0$, $V_{O} = 0$ to 5.5 V, $V_{I} = 0$			10	μΑ	
		$V_{CC} = 3.6 \text{ V}, I_{VO} = 0,$	$V_I = V_{CC}$ or GND			20	
I _{CC}		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	V _I = 5.5 V			20	μΑ
ΔI_{CC} (4)	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} - 0.6 V, One	ther inputs at V _{CC} or GND			300	μΑ
C _{in}	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$			3		рF
C _{io(OFF)}		V_{CC} = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GND, Switch	OFF, V _{IN} = V _{CC} or GND		5		pF
		V _{CC} = 3.3 V, Switch ON,	V _{I/O} = 5.5 V or 3.3 V	4			
C _{io(ON)}		$V_{IN} = V_{CC}$ or GND	V _{I/O} = GND		12		pF
r _{on} ⁽⁵⁾		$V_{CC} = 2.3 \text{ V}$, TYP at $V_{CC} = 2.5 \text{ V}$,	I _O = 24 mA		5	10	
		$V_1 = 0$	I _O = 16 mA		5	10	0
		V 2V V 0	I _O = 24 mA		5	9	Ω
		$V_{CC} = 3 \text{ V}, V_I = 0$	I _O = 16 mA		5	9	

- V_{IN} and I_{IN} refer to control inputs. V_{I} , V_{O} , I_{I} , and I_{O} refer to data pins. All typical values are at $V_{CC}=3.3$ V (unless otherwise noted), $T_{A}=25^{\circ}C$. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	
t _{en}	ŌĒ	A or B	1	10.5	1	9.5	ns
t _{dis}	ŌE	A or B	1	8.5	1	9	ns



PARAMETER MEASUREMENT INFORMATION



TEST	V _{cc}	S1	R _L	V,	C _∟	V _^
t _{pd(s)}	2.5 V ± 0.2 V 3.3 V ± 0.3 V	Open Open	500 Ω 500 Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
t _{PLZ} /t _{PZL}	2.5 V ± 0.2 V	2 x V _{cc}	500 Ω	GND	30 pF	0.15 V
	3.3 V ± 0.3 V	2 x V _{cc}	500 Ω	GND	50 pF	0.15 V
t _{PHZ} /t _{PZH}	2.5 V ± 0.2 V	Open	500 Ω	3.6 V	30 pF	0.15 V
	3.3 V ± 0.3 V	Open	500 Ω	5.5 V	50 pF	0.15 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$, $t_i \leq 2.5 \,\mathrm{ns}$, $t_i \leq 2.5 \,\mathrm{ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{pl.H} and t_{p.HL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch nd the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



ZHCS196 – JUNE 2011 www.ti.com.cn

TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage



TYPICAL CHARACTERISTICS



OUTPUT VOLTAGE HIGH




Figure 4. V_{OH} Values



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CCB3T1G125QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	72R	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司