

# SN75174 四路差分线路驱动器

## 1 特性

- 符合或超出 ANSI 标准 EIA/TIA-422-B、RS-485 和 ITU 建议 V.11 的要求。
- 适用于嘈杂环境中长总线上的多点传输
- 三态输出
- 7V 至 12V 的共模输出电压范围
- 高电平有效使能
- 热关断保护
- 正负电流限制
- 由 5V 单电源供电
- 低功耗要求
- 与 MC3487 在功能上可以互换

## 2 应用

- 化学和气体传感器
- 现场变送器**：温度传感器和压力传感器
- 电机控制**：无刷直流和有刷直流
- 采用 Modbus 的 **温度传感器**和控制器

## 3 说明

SN75174 是一款具有三态输出的单片四路差分线路接收器，符合 ANSI 标准 EIA/TIA-422-B、RS-485 和

ITU 建议 V.11 的要求。该器件经优化，能够以高达 4 兆波特的速率实现平衡多点总线传输。每个驱动器都具有较宽的正负共模输出电压范围，因此适用于嘈杂环境中的合用线应用。

SN75174 可提供正负电流限制和热关断功能，避免传输总线出现线路故障状况。在结温约为 150°C 时关断。该器件在与 SN75173 或 SN75175 四路差分线路接收器配合使用时性能更高。



SN75174 的工作温度范围是 0°C 至 70°C。

### 封装信息


器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
SN75174	N ( PDIP , 16 )	19.3mm x 9.4mm
	DW ( SOIC , 20 )	12.8mm x 10.3mm

(1) 有关更多信息，请参阅 [节 11](#)。

(2) 封装尺寸 ( 长 × 宽 ) 为标称值，并包括引脚 ( 如适用 )。



逻辑符号



逻辑图，每个驱动器 ( 正逻辑 )



本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 [ti.com](http://ti.com) 参考最新的英文版本 ( 控制文档 )。

## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>7 Detailed Description</b> .....	<b>11</b>
<b>2 应用</b> .....	<b>1</b>	<b>7.1 Device Functional Modes</b> .....	<b>11</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>12</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	<b>8.1 Application Information</b> .....	<b>12</b>
<b>5 Specifications</b> .....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>13</b>
<b>5.1 Absolute Maximum Ratings</b> .....	<b>4</b>	<b>9.1 接收文档更新通知</b> .....	<b>13</b>
<b>5.2 Dissipation Rating</b> .....	<b>4</b>	<b>9.2 支持资源</b> .....	<b>13</b>
<b>5.3 Recommended Operating Conditions</b> .....	<b>4</b>	<b>9.3 Trademarks</b> .....	<b>13</b>
<b>5.4 Thermal Information</b> .....	<b>5</b>	<b>9.4 静电放电警告</b> .....	<b>13</b>
<b>5.5 Electrical Characteristics</b> .....	<b>6</b>	<b>9.5 术语表</b> .....	<b>13</b>
<b>5.6 Switching Characteristics</b> .....	<b>6</b>		
<b>5.7 Symbol Equivalents</b> .....	<b>7</b>		
<b>5.8 Typical Characteristics</b> .....	<b>8</b>		
<b>6 Parameter Measurement Information</b> .....	<b>9</b>	<b>10 Revision History</b> .....	<b>13</b>
		<b>11 Mechanical, Packaging, and Orderable</b>	
		<b>Information</b> .....	<b>13</b>

## 4 Pin Configuration and Functions




图 4-1. N Package (Top View)




图 4-2. DW Package (Top View)

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub> (see <sup>(2)</sup> )	Supply voltage	-0.3	7	V
V <sub>O</sub>	Output voltage range	-10	15	V
V <sub>I</sub>	Input voltage	-0.3	5.5	V
P <sub>D</sub>	Continuous total dissipation	See Dissipation Rating table		
T <sub>A</sub>	Operating free-air temperature range	0	70	°C
T <sub>Lead</sub>	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260		°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal.

### 5.2 Dissipation Rating

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
N	1150 mW	9.2 mW/°C	736 mW

### 5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V		
High-level input voltage, V <sub>IH</sub>	2			V		
Low-level input voltage, V <sub>IL</sub>	0.8			V		
Common-mode output voltage, V <sub>OC</sub>	-7	12		V		
High-level output current, I <sub>OH</sub>	-60			mA		
Low-level output current, I <sub>OL</sub>	60			mA		
Operating free-air temperature, T <sub>A</sub>	0	70		°C		

## 5.4 Thermal Information

<b>THERMAL METRIC<sup>(1)</sup></b>	<b>N (PDIP)</b>	<b>DW</b>	<b>UNIT</b>
	<b>16 PINS</b>	<b>20 PINS</b>	
R <sub>θ</sub> JA Junction-to-ambient thermal resistance	60.6	66.8	°C/W
R <sub>θ</sub> JC(top) Junction-to-case (top) thermal resistance	48.1	34.4	°C/W
R <sub>θ</sub> JB Junction-to-board thermal resistance	40.6	39.7	°C/W
ψ <sub>JT</sub> Junction-to-top characterization parameter	27.5	8.9	°C/W
ψ <sub>JB</sub> Junction-to-board characterization parameter	40.3	39	°C/W
R <sub>θ</sub> JC(bot) Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub> Input clamp voltage	I <sub>I</sub> = - 18 mA				- 1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>IH</sub> = 2V, I <sub>OH</sub> = - 33mA	V <sub>IL</sub> = 0.8V,		3.7		V
V <sub>OL</sub> Low-level output voltage	V <sub>IH</sub> = 2V, I <sub>OL</sub> = 33mA	V <sub>IL</sub> = 0.8V,		1.1		V
V <sub>O</sub> Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>   Differential output voltage	I <sub>O</sub> = 0		1.5	6	6	V
V <sub>OD2</sub>   Differential output voltage	R <sub>L</sub> = 100 Ω ,	See <a href="#">图 6-1</a>	1/2 V <sub>OD1</sub> or 2 <sup>(2)</sup>			V
	R <sub>I</sub> = 54 Ω ,	See <a href="#">图 6-1</a>	1.5	2.5	5	V
V <sub>OD3</sub> Differential output voltage	See <sup>(5)</sup>		1.5		5	V
Δ  V <sub>OD</sub>   Change in magnitude of differential output voltage <sup>(3)</sup>					±0.2	V
V <sub>OC</sub> Common-mode output voltage <sup>(4)</sup>	R <sub>L</sub> = 54 Ω or 100 Ω ,	See <a href="#">图 6-1</a>	-1		3	V
Δ  V <sub>OC</sub>   Change in magnitude of common-mode output voltage <sup>(3)</sup>					±0.2	V
I <sub>O</sub> Output current with power off	V <sub>CC</sub> = 0, V <sub>O</sub> = - 7V to 12V				±100	μA
I <sub>OZ</sub> High-impedance-state output current	V <sub>O</sub> = - 7V to 12V				±100	μA
I <sub>IH</sub> High-level input current	V <sub>I</sub> = 2.7V				20	μA
I <sub>IL</sub> Low-level input current	V <sub>I</sub> = 0.5V				±360	μA
	V <sub>O</sub> = ±7V				±180	
I <sub>OS</sub> Short-circuit output current	V <sub>O</sub> = V <sub>CC</sub>				180	mA
	V <sub>O</sub> = 12V				500	
I <sub>CC</sub> Supply current (all drivers)	No load	Outputs enabled			38	60
		Outputs disabled			18	40
						mA

(1) All typical values are at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

(2) The minimum V<sub>OD2</sub> with a 100Ω load is either 1/2 V<sub>OD1</sub> or 2V, whichever is greater.

(3) Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

(4) In ANSI Standard EIA/TIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

(5) See EIA Standard RS-485.

## 5.6 Switching Characteristics

V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>d(OD)</sub> Differential-output delay time	R <sub>L</sub> = 54Ω, See <a href="#">图 6-2</a>			45	65	ns
t <sub>t(OD)</sub> Differential-output transition time				80	120	ns
t <sub>PZH</sub> Output enable time to high level	R <sub>L</sub> = 110Ω, See <a href="#">图 6-3</a>			80	120	ns
t <sub>PZL</sub> Output enable time to low level	R <sub>L</sub> = 110Ω, See <a href="#">图 6-4</a>			55	80	ns
t <sub>PHZ</sub> Output disable time from high level	R <sub>L</sub> = 110Ω, See <a href="#">图 6-3</a>			75	115	ns
t <sub>PLZ</sub> Output disable time from low level	R <sub>L</sub> = 110Ω, See <a href="#">图 6-3</a>			18	30	ns

## 5.7 Symbol Equivalents

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
$V_O$	$V_{oa}, V_{ob}$	$V_{oa}, V_{ob}$
$ V_{OD1} $	$V_o$	$V_o$
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		$V_t$ (Test Termination Measurement 2)
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
$I_{OS}$	$  I_{sal}, I_{sbl} $	
$I_O$	$  I_{xa}, I_{xb} $	$I_{ia}, I_{ib}$

## 5.8 Typical Characteristics




图 5-1. High-level Output Voltage vs High-level Output Current




图 5-2. Low-level Output Voltage vs Low-level Output Current




图 5-3. Differential Output Voltage vs Output Current




图 5-4. Output Current vs Output Voltage




图 5-5. Supply Current vs Supply Voltage




图 5-6. Supply Current vs Supply Voltage

## 6 Parameter Measurement Information






图 6-1. Differential and Common-Mode Output Voltages




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5\text{ ns}$ ,  $t_f \leq 5\text{ ns}$ , PRR  $\leq 1\text{ MHz}$ , duty cycle = 50%,  $Z_0 = 50\Omega$ .
- B.  $C_L$  includes probe and stray capacitance.

图 6-2. Differential-Output Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\text{ MHz}$ , duty cycle = 50%,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ ,  $Z_0 = 50\Omega$ .
- B.  $C_L$  includes probe and stray capacitance.

图 6-3. Test Circuit and Voltage Waveforms



TEST CIRCUIT



VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\text{MHz}$ , duty cycle = 50%,  $t_r \leq 5\text{ns}$ ,  $t_f \leq 5\text{ns}$ ,  $Z_0 = 50\Omega$ .
- B.  $C_L$  includes probe and stray capacitance.

图 6-4. Test Circuit and Voltage Waveforms

## 7 Detailed Description

### 7.1 Device Functional Modes

表 7-1. Function Table (Each Driver)

INPUT <sup>(1)</sup>	ENABLE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = TTL high level, X = irrelevant, L = TTL low level, Z = high impedance (off)





图 7-1. Schematics of Inputs and Outputs

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

#### 8.1 Application Information



- A. The line length should be terminated at both ends in its characteristic impedance ( $R_T = Z_0$ ). Stub lengths off the main line should be kept as short as possible.

图 8-1. Typical Application Circuit

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.5 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision B (May 1995) to Revision C (April 2024)</b>	<b>Page</b>
• 更改了整个文档中的表格、图和交叉参考的编号格式.....	1
• Added the <i>Thermal Information</i> table.....	5
• Changed Note A in <a href="#">图 6-3</a> .....	9

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75174DW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75174	
SN75174DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75174	Samples
SN75174DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75174	Samples
SN75174DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75174	Samples
SN75174N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75174N	Samples
SN75174NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75174N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75174DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75174DWR	SOIC	DW	20	2000	367.0	367.0	45.0

**TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
SN75174DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75174DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75174N	N	PDIP	16	25	506	13.97	11230	4.32
SN75174NE4	N	PDIP	16	25	506	13.97	11230	4.32

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.


# PACKAGE OUTLINE

DW0020A



SOIC - 2.65 mm max height

SOIC



## NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司