









TCA9617B ZHCSD69C - DECEMBER 2014 - REVISED JANUARY 2024

TCA9617B 电平转换 FM+ I2C 总线中继器

1 特性

- 双通道双向 I2C 缓冲器
- 支持标准模式、快速模式 (400kHz) 和快速模式+ (1MHz) I²C 操作
- 在 A 侧,工作电源电压范围为 0.8V 至 5.5V
- 在 B 侧,工作电源电压范围为 2.2V 至 5.5V
- 0.8V 至 5.5V 和 2.2V 至 5.5V 的电压电平转换
- 针对 TCA9517 的封装和功能替代产品
- 高电平有效中继器使能输入
- 漏极开路 I²C I/O
- 5.5V 电压容错 I2C 和启用输入支持
- 无闭锁操作
- 断电高阻抗 I2C 总线引脚
- 器件上支持时钟扩展和多控制器仲裁
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范的
- ESD 保护性能超过 JESD 22 规范要求
 - 4000V 人体放电模型
 - 1500V 充电器件模型

2 应用

- 服务器
- 路由器(电信交换设备)
- 工业设备
- 包含多个 I2C 目标和/或长 PCB 布线的产品

3 说明

TCA9617B 是一款用于 I2C 总线和 SMBus 系统的 BiCMOS 双路双向缓冲器。此器件可在混合模式应用 中提供低电压(低至 0.8V)和较高电压

(2.2V至 5.5V)间的双向电压电平转换(上行转换和 下行转换)。电平转换期间,这个器件在不损失系统性 能的情况下可扩展 I2C 和相似的总线系统。

TCA9617B 缓冲 I^2C 总线上的串行数据 (SDA) 和串行 时钟 (SCL) 信号,从而将两条 550pF 的总线连接至一 个 I²C 应用。这款器件也可用于将总线隔离为电压和电 容两部分。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TCA9617B	VSSOP (8)	3mm × 3mm

- (1) 有关更多信息,请参阅节 10。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。






Table of Contents

1 特性	1
2 应用	
3 说明	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Electrical Characteristics	5
5.6 Timing Requirements	<mark>7</mark>
5.7 Typical Characteristics	
6 Detailed Description	10
6.1 Overview	
6.2 Functional Block Diagram	
6.3 Feature Description	

6.4 Device Functional Modes	12
7 Application and Implementation	
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	
8 Device and Documentation Support	18
8.1 接收文档更新通知	
8.2 支持资源	18
8.3 商标	18
8.4 静电放电警告	18
8.5 术语表	18
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	19

4 Pin Configuration and Functions




图 4-1. DGK Package, 8-Pin VSSOP (Top View)

表 4-1. Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
VCCA	1	A-side supply voltage (0.8V to 5.5V)
SCLA	2	I ² C SCL line, A side. Connect to V _{CCA} through a pull-up resistor.
SDAA	3	I ² C SDA line, A side. Connect to V _{CCA} through a pull-up resistor.
GND	4	Supply ground
EN	5	Active-high repeater enable input. Internally connected to V _{CCB} through a weak pull-up resistor.
SDAB	6	I ² C SDA line, B side. Connect to V _{CCB} through a pull-up resistor.
SCLB	7	I ² C SCL line, B side. Connect to V _{CCB} through a pull-up resistor.
VCCB	8	B-side and device supply voltage (2.2V to 5.5V)

Product Folder Links: TCA9617B

提交文档反馈



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

					MIN	MAX	UNIT
V _{CCB}	Supply voltage range				- 0.5	6.5	V
V _{CCA}	Supply voltage range				- 0.5	6.5	V
VI	Enable input voltage range ⁽²⁾				- 0.5	6.5	V
V _{IO}	I ² C bus voltage range ⁽²⁾				- 0.5	6.5	V
I _{IK}	Input clamp current	V _I <	0			- 50	mA
I _{OK}	Output clamp current	V _O <	: 0			- 50	mA
	Continuous output current			±50	mA		
IO	Continuous current through V _{CC} or GND			±100	mA		
T _{stg}	Storage temperature				- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CCA}	Supply voltage, A-side bus	0.8	V_{CCB}	V
V _{CCB}	Supply voltage, B-side bus	2.2	5.5	V
I _{OLA}	Low-level output current		30	mA
I _{OLB}	Low-level output current	0.1	30	mA
T _A	Ambient temperature	- 40	85	°C

Product Folder Links: TCA9617B English Data Sheet: SCPS259

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DGK	LIMIT
	I HERMAL METRIC	8 PINS	UNIT
R ₀ JA	Junction-to-ambient thermal resistance	171.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	77.5	°C/W
R ₀ JB	Junction-to-board thermal resistance	107.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	12.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	105.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

 V_{CCB} = 2.2V to 5.5V, GND = 0V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{CCB}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input clamp voltage		I _I = -18mA	2.2V to 5.5V	-1.2		0	V	
V _{OL}	Low-level output voltage	SDAB, SCLB	I _{OL} = 100μA or 30mA, V _{ILA} = 0V	2.2V to 5.5V	0.48	0.53	0.58	V	
		SDAA, SCLA	I _{OL} = 30mA			0.1	0.23		
		SDAA, SCLA			0.7 × V _{CCA}		5.5		
V _{IH}	High-level input voltage	SDAB, SCLB		2.2V to 5.5V	0.7 × V _{CCA}		5.5	V	
		EN			0.7 × V _{CCB}		5.5		
		SDAA, SCLA					0.3 × V _{CCA}		
V _{IL}	Low-level input voltage	SDAB, SCLB		2.2V to 5.5V			0.4	V	
		EN					0.3 × V _{CCB}		
Ісса	Quiescent supply current for \	/ _{CCA}	Both channels low, SDAA = SCLA = GND and I _{OLB} =100μA, or SDAA = SCLA = open and SDAB = SCLB = GND	2.2V to 5.5V			13	μА	
Іссв	Quiescent supply current	Quiescent supply current		2.2V to 5.5V		4.5	7	mA	
			Both channels low, SDAA = SCLA = GND, I _{OLB} = 100μA	5.5V		5.7	8.1		

提交文档反馈



5.5 Electrical Characteristics (续)

 V_{CCB} = 2.2V to 5.5V, GND = 0V, T_A = -40° C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{CCB}	MIN TYP(1)	MAX	UNIT
			V _I = V _{CCB}		- 1	1	
			V _I = 0.2V, EN = 0	2.2V to 5.5V	- 10	10	
		SDAB, SCLB	V _I = V _{CCB} - 0.2V		- 1	1	
			V _I = 5.5V, V _{CCA} = 0V	0V	- 10	10	
	Input leakage current		V _I = V _{CCA}		- 1	1	μΑ
l _l	ii input leakage current		V _I = 0.2V, EN = 0	2.2V to 5.5V	- 10	10	μΑ
		SDAA, SCLA	V _I = V _{CCA} - 0.2V		- 1	1	
			V _I = 5.5V, V _{CCA} = 0V	0V	- 10	10	
		EN	V _I = V _{CCB}		- 1	1	
			V _I = 0.2V		- 25		
Cı	Input capacitance	EN	V _I = 3V or 0V	3.3V		7	pF
		0014 0044	V 0V 0V	3.3V		9	
		SCLA, SDAA	V _I = 3V or 0V	0V		9	_
C _{IO}	Input/output capacitance			3.3V		14	pF
		SCLB, SDAB	V _I = 3V or 0V	0V		14	

⁽¹⁾ All typical values are at $T_A = 25$ °C.

6

Product Folder Links: TCA9617B



5.6 Timing Requirements

 $V_{CCA} = 0.8V$ to 5.5V, $V_{CCB} = 2.2V$ to 5.5V, GND = 0V, TA = -40°C to 85°C (unless otherwise noted)(1)(2)(3)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay	SDAB, SCLB	SDAA, SCLA		35		90	ns	
t _{PLH}	Propagation delay	SDAA, SCLA	SDAB, SCLB	V _{CCB} ≤ 3V	50		137	ns	
t _{PLH}	Propagation delay	SDAA, SCLA	SDAB, SCLB	V _{CCB} > 3V	59		250	ns	
t _{PHL}	Propagation delay	SDAB, SCLB	SDAA, SCLA		32	•	144	ns	
t _{PHL}	Propagation delay	SDAA, SCLA	SDAB, SCLB		28		140	ns	
. (4)	Transition	B side	000/	70%		88			
t _{TLH} (4)	time	A side	30%			37		ns	
t	Transition	B side	70%	700/	30%	5.40		32	ns
t _{THL} time A	A side	7070	30 70	1.40		40	115		
t _{su,en} (5)	Setup time, EN high	before Start condition	1		100			ns	


(1) Times are specified with loads of 240 Ω ±1% and 400 pF ±10% on B-side and 240 Ω ±1% and 200 pF ±10% on A-side. Different load resistance and capacitance alter the rise time, thereby changing the propagation delay and transition times.

Product Folder Links: TCA9617B

- (2) Times are specified with A-side signals pulled up to V_{CCA} and B-side signals pulled up to V_{CCB} .
- (3) Typical values were measured with $V_{CCA} = 0.9 \text{ V}$ and $V_{CCB} = 2.5 \text{ V}$ at $T_A = 25 ^{\circ}\text{C}$, unless otherwise noted.
- (4) T_{TLH} is determined by the pull-up resistance and load capacitance
- (5) EN should change state only when the global bus and the repeater port are in an idle state

5.7 Typical Characteristics





提交文档反馈



Parameter Measurement Information





图 6-1. Test Circuit for Open-Drain Output from A to B



- A. $V_{CCA} = 0.9V$
- B. V_{CCB} = 2.5V
- C. R_{PUA} = R_{PUB} = 240 Ω on the A-side and the B-side
- D. $C_{LA} = 200 pF$ on A-side and $C_{LB} = 400 pF$ on B-side (includes probe and jig capacitance)
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z_0 = 50 Ω , slew rate \geq 1V/ns
- F. The outputs are measured one at a time, with one transition per measurement.

图 6-2. Test Circuit for Open-Drain Output from B to A




图 6-3. Propagation Delay And Transition Times (A to B)




图 6-4. Propagation Delay And Transition Times (B to A)



6 Detailed Description

6.1 Overview

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I^2C bus and SMBus systems. As with the standard I^2C system, pull-up resistors are required to provide the logic high levels on the buffered bus. The TCA9617B has standard open-drain configuration of the I^2C bus. The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. The device is designed to work with Standard mode, Fast mode and Fast Mode+ I^2C devices. The SCL and SDA lines shall be at high-impedance when either one of the supplies is powered off.

The TCA9617B B-side drivers operate from 2.2V to 5.5V. The output low level for this internal buffer is approximately 0.5V, but the input voltage must be below V_{IL} when the output is externally driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released. This type of design on the B side prevents TCA9617B from being used in series with another TCA9617B B-side or other buffers that incorporate a static or dynamic offset voltage. This is because these devices do not recognize buffered low signals as a valid low and do not propagate the signal as a buffered low again.


The TCA9617B A-side drivers operate from 0.8V to 5.5V and do not have the buffered low feature (or the static offset voltage). This means that a low signal on the B side translates to a nearly 0V low on the A side, which accommodates smaller voltage swings of low-voltage logic. The output pull-down on the A side drives a hard low, and the input level is set to 30% of V_{CCA} to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.8V.

The A side of two or more TCA9617B can be connected together to allow a star topology, with the A side on the common bus. Also, the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple TCA9617B can be connected in series, A side to B side, with no buildup in offset voltage with only time-of-flight delays to consider.

The TCA9617B includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2V and V_{CCA} is above 0.7V. V_{CCA} is only used to provide references for the A-side input comparators and the power-good-detect circuit. The TCA9617B internal circuitry and all I/Os are powered by the V_{CCB} pin.

After power up and with the EN high, the A side falling below 30% of V_{CCA} turns on the corresponding B-side driver (either SDA or SCL) and drives the B-side down momentarily to 0V before settling to approximately 0.5V. When the A-side rises above 30% of V_{CCA} , the B-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. If the B side falls first and goes below 0.4V, the A-side driver is turned on and drives the A-side to 0V. When the B-side rises above 0.45V, the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high.

6.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Bidirectional Level Translation

The TCA9617B can provide bidirectional voltage level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications.

6.3.2 Low to High Transition Characteristics

图 6-2 depicts the offset voltage on the B side of the device. As shown in 图 6-2 the target releases and the Bside rises, and rises to 0.5V and stays there until the A-side rises above 30% of V_{CCA}. This effect can cause the low level signal to have a pedestal. Once the voltage on the A-side crosses 30% of V_{CCA}, the B-side begins to rise to V_{CCB}.

Due to nature of the B-side pedestal and the static offset voltage, there is a slight overshoot as the B-side rises from being externally driven low to the 0.5V offset. The TCA9617B is designed to control this behavior provided the system is designed with rise times greater than 20ns. Therefore; care must be taken to limit the pull-up strength when devices with rise time accelerators are present on the B side. Excessive overshoot on the B-side pedestal can cause devices with rise time accelerators to trip prematurely if the overshoot is more than accelerator thresholds.

Product Folder Links: TCA9617B

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

6.3.3 High-to-Low Transition Characteristics

When the A side of the bus is driven to 30% of V_{CCA} , the B side driver turns on. This drives the B-side to 0V for a short period (see \boxtimes 6-2), and then the B-side rises to the static offset voltage of 0.5V (V_{OL} of TCA9617B). This effect, called an inverted pedestal, allows the B-side to drive to logic low much faster than driving to the static offset. Driving to the static offset voltage requires that the fall time be slowed to prevent ringing.




图 6-1. Bus A (0.8V to 5.5V Bus) Waveform




图 6-2. Bus B (2.2V to 5.5V Bus) Waveform

6.4 Device Functional Modes

The TCA9617B has an active-high enable (EN) input with an internal pull-up to V_{CCB} , which allows the user to select when the repeater is active. This can be used to separate a misbehaving target on power-up reset. The EN must never change state during an I^2C operation. Disabling during a bus operation can hang the bus. Enabling part way through the bus cycles can confuse the I^2C parts being enabled. The EN input must change state only when the global bus and repeater port are in the idle state to prevent system failures.

表 6-1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDAA = SDAB SCLA = SCLB

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

A typical application is shown in 27-1. In this example, the system controller is running on a 0.9V 1^2 C bus, and the target is connected to a 2.5V bus. Both buses are running at 400kHz. Decoupling capacitors are required, but are not shown in 27-6 for simplicity.

The TCA9617B is 5V tolerant so no additional circuits are required to translate between 0.8V to 5.5V bus voltages and 2.7V to 5.5V bus voltages.

When the A side of the TCA9617B is pulled low by a driver on the I^2C bus, a comparator detects the falling edge when the signal level goes below 30% of V_{CCA} and cause the internal driver on the B side to turn on. The B-side is first pulled down to 0V, and then settles to 0.5V. When the B side of the TCA9617B falls below 0.4V, the TCA9617B detects the falling edge, turn on the internal driver on the A side and pull the A-side pin down to ground.

On the B-side bus of the TCA9617B, the clock and data lines has a positive offset from ground equal to the V_{OL} of the TCA9617B. After the eighth clock pulse, the data line is pulled to the V_{OL} of the target device, which is close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver of the TCA9617B for a short delay (approximately 0.5V), while the A-side bus rises above 30% of V_{CCA} and then continues high.

7.2 Typical Application

7.2.1 Standard Application




图 7-1. Bidirectional Voltage Level Translator

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7.2.1.1 Design Requirements

For the level-translating application, the following must be true:

- $V_{CCA} = 0.8V \text{ to } 5.5V$
- $V_{CCB} = 2.2V \text{ to } 5.5V$
- $V_{CCA} \leq V_{CCB}$
- I_{OL} > I_O

7.2.1.2 Detailed Design Procedure


7.2.1.2.1 Pullup Resistor Sizing


For the TCA9617B to function correctly, all devices on the B-side must be able to pull the B-side below the voltage input low contention level (0.4V). This means that the V_{OL} of any device on the B-side must be below 0.4V for proper operation.

The V_{OL} of a device can be adjusted by changing the I_{OL} through the device which is set by the pull-up resistor value. The pull-up resistor on the B-side must be carefully selected to make sure the logic levels are transferred correctly to the A-side.

The B-side pull-up resistor sizing must also make sure that the rise time is greater than 20ns. Shorter rise times increase the pedestal overshoot shown in \bigsep 7-2.

7.2.1.3 Application Curves





Copyright © 2024 Texas Instruments Incorporated

7.2.2 Star Application

Multiple A sides can be connected in a star configuration, allowing all nodes to communicate with each other.




图 7-4. Typical Star Application

7.2.2.1 Design Requirements

Refer to #7.2.1.1.

7.2.2.2 Detailed Design Procedure

Refer to #7.2.1.2.

7.2.2.3 Application Curves

Refer to #7.2.1.3.

7.2.3 Series Application

Multiple TCA9617Bs can be connected in series as long as the A side is connected to the B side. I²C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.




图 7-5. Typical Series Application

7.2.3.1 Design Requirements

Refer to #7.2.1.1.

7.2.3.2 Detailed Design Procedure

Refer to #7.2.1.2.

7.2.3.3 Application Curves

Refer to #7.2.1.3.

7.3 Power Supply Recommendations

For VCCA, an 0.8V to 5.5V power supply is required. For VCCB, a 2.2V to 5.5V power supply is required.

Standard decoupling capacitors are recommended. These capacitors typically range from $0.1\mu F$ to $1\mu F$, but the value of the capacitance depends on the frequencies of noise from the power supply.




7.4 Layout

7.4.1 Layout Guidelines

The recommended decoupling capacitors must be placed as close to the VCCA and VCCB pins of the TCA9617B as possible.

7.4.2 Layout Example






图 7-6. Layout Schematic

Product Folder Links: TCA9617B



8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.3 商标

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



9 Revision History

С	hanges from Revision B (December 2018) to Revision C (January 2024)	Page
•	将提到的旧术语实例全部更改为控制器和目标	1
•	Added weak pull-up resistor information on pin EN	
•	Changed abs max voltages from 7V to 6.5V	
•	Changed the Thermal Information for 8 DGK	
•	Changed V _{IK} MAX value of -1.2V to a MIN value	5
•	Changed T _{PLH} (B to A) by removing typical value	<mark>7</mark>
•	Changed T _{PLH} (A to B) for VCCB ≤ 3V by changing min value from 59ns to 50ns and removing typical value	
•	Changed T _{PLH} (A to B) for VCCB > 3V by removing typical value	
•	Changed T _{PHI} (B to A) by changing min value from 69ns to 32ns and removing typical value	
•	Changed T _{PHI} (A to B) by changing min value from 68ns to 28ns and removing typical value	
•	Changed T _{THI} (B side) by changing max value from 13.8ns to 32ns and removing typical value	
•	Changed T _{THL} (B side) by changing max value from 11.3ns to 40ns and removing typical value	7
•	Changed 0.3V _{CCA} to: 30% of V _{CCA} in the Overview	
•	Changed A side falling below 0.7V _{CCA} to: A side falling below 30% of V _{CCA}	10
•	Changed goes below 0.7V _{CCB} to: goes below 0.4V	10
•	Changed 0.3V _{CCA} to: 30% of V _{CCA} in the Low to High Transition Characteristics	11
•	Deleted Since the A-side does not have a static offset low voltage, no pedestal is seen on the A-side a	as
	shown in 🛭 6-1	
•	Changed 0.7V _{CCA} to 30% of V _{CCA} in the High-to-Low Transition Characteristics	12
•	Changed isolate a badly behaved to separate a misbehaving in the Device Functional Modes	1 <mark>2</mark>
•	Changed 0.7V _{CCA} to 30% of V _{CCA} in the Application Information	13
•	Changed falls below 0.45V to: falls below 0.4Vt	13
•	Changed (0.45V) to: (0.4V) in the Pullup Resistor Sizing	14
С	hanges from Revision A (December 2014) to Revision B (December 2018)	Page
•	Changed the appearance of the DGK pin out image	
•	Changed $V_{CCA} < V_{CCB}$ To: $V_{CCA} \le V_{CCB}$ in the Design Requirements list	
_	hanges from Revision * (December 2014) to Revision A (December 2014)	Page
_	完整版的最初发布版本。	
	儿上/	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9617B

提交文档反馈

www.ti.com 13-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA9617BDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 85	ZBOK	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司