











**TPD4E110** 

ZHCSCF2B-JULY 2013-REVISED APRIL 2014

#### TPD4E110 4 通道保护解决方案, 用于超高速(高达 6GBPS)接口

## 特性

- 为低压输入输出 (IO) 接口提供系统级静电放电 (ESD) 保护
- IO 电容值 0.45pF (典型值)
- IEC 61000-4-2 4 级
  - ±12kV (接触放电)
  - ±15kV (空气间隙放电)
- IEC 61000-4-5 (浪涌): 2.5A (8/20µs)
- 直流击穿电压 6.5V (最小值)
- 超低泄露电流 1nA (最大值)
- 低 ESD 钳位电压
- 工业温度范围: -40°C 至 125°C
- 最大限度减少空间的 0.8mm x 0.8mm DPW 封装

## 2 应用范围

- **USB 3.0**
- **HDMI 2.0**
- 低压差分信令 (LVDS)
- DisplayPort
- PCI Express 接口
- eSata 接口


## 3 说明

TPD4E110 是一款具有超低电容值的单向静电放电 (ESD) 保护器件。 此器件由一个中央 ESD 钳位组成, 并且在每个通道中特有两个隐藏的二极管,以减少电容 负载。 每条通道额定 ESD 冲击消散值高于 IEC61000-4-2 4 级国际标准中规定的最高水平。 TPD4E110 的超低负载电容值使得此器件非常适合于 保护高速信号引脚。


#### 器件信息

订货编号	封装	封装尺寸
TPD4E110DPW	X2SON (4)	0.8mm x 0.8mm

# 电路保护系统



# 简化电路原理图






	目:	录		
1 2 3 4 5 6 7	特性	9 10 11	8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.4 Device Functional Modes  Applications and Implementation 9.1 Application Information 9.2 Typical Application  Layout 10.1 Layout Guidelines 10.2 Layout Example 器件和文档支持 11.1 Trademarks 11.2 Electrostatic Discharge Caution 11.3 Glossary  机械封装和可订购信息	
Chan	ges from Revision A (March 2014) to Revision B			Page
	已修改超低泄露电流排印错误。			
	pdated I <sub>LEAK</sub> max value.			
	nges from Original (July 2013) to Revision A L将首页数据表更新为完全版。			Page1



# 6 Terminal Configuration and Functions

#### 4 Terminal DPW Package Bottom View



#### **Terminal Functions**

TERM	IINAL	TYPE	DESCRIPTION
NAME	NO.	IIFE	DESCRIPTION
IOX	1, 2, 3, 4	IO	ESD-protected channel
GND	5	G	Ground

# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Operating temperature range	-40	125	°C
I <sub>PP</sub>	Peak pulse current (t <sub>p</sub> = 8/20µs)		2.5	Α
P <sub>PP</sub> (forward)	Peak pulse power ( $t_p = 8/20\mu s$ )		35	W
P <sub>PP</sub> (reverse)	Peak pulse power (t <sub>p</sub> = 8/20µs)		18	W

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

		MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature	-65	155	°C
ESD <sup>(1)</sup>	IEC 61000-4-2 contact ESD		±12	kV
E9D(1)	IEC 61000-4-2 air-gap ESD		±15	kV

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$		0.0	5.5	V
TA	Operating free-air temperature	-40	125	°C



## 7.4 Thermal Information

		TPD4E110	
	THERMAL METRIC <sup>(1)</sup>	DPW (4 TERMINALS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	291.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	224.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	245.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	31.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	245.6	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	195.4	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise noted)


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> = 10 μA			5.5	V
		I = 1A, TLP, I/O to GND		10		V
<b>1</b>	Olaman and the second the FOR a teller	I = 5A, TLP, I/O to GND		13		V
$V_{CLAMP}$	Clamp voltage with ESD strike	I = 1A, TLP, GND to I/O		3		V
		I = 5A, TLP, GND to I/O		6		V
$V_{BR}$	Break-down voltage	I <sub>IO</sub> = 1mA	6.5	7.5	8.5	V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = 2.5V		0.02	1	nA
	Donata de la constante de la c	Any I/O to GND Terminal <sup>(1)</sup>		0.8		Ω
R <sub>DYN</sub> Dynamic resistance		GND to any I/O Terminal <sup>(1)</sup>		0.7		Ω
$C_L$	Line capacitance	V <sub>IO</sub> = 2.5V, f = 1MHz, I/O to GND		0.45	0.55	pF
C <sub>CROSS</sub>	Channel to channel input capacitance	GND Terminal = 0V, f = 1MHz, V <sub>BIAS</sub> = 2.5 V, between channel terminals		0.003		pF
$\Delta C_{\text{IO-TO-GND}}$	Variation of channel input capacitance	GND Terminal = 0V, f = 1MHz, V <sub>BIAS</sub> = 2.5 V, Channel_x terminal to GND – Channel_y terminal to GND		0.05		pF

<sup>(1)</sup> Extraction of  $R_{DYN}$  using least squares fit of TLP characteristics between I=10A and I=20A.




# 7.6 Typical Characteristics


At  $T_A = 25$ °C, unless otherwise noted



# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**








## 8 Detailed Description

#### 8.1 Overview

TPD4E110DPW is a uni-directional ESD protection device with ultra-low capacitance. The device is constructed with a central ESD clamp that features two hiding diodes per channel to reduce the capacitive loading. Each channel is rated to dissipate ESD strikes above the maximum level specified in the IEC61000-4-2 level 4 international standard. The TPD4E110DPW's ultra-low loading capacitance makes the device ideal for protecting high-speed signal terminals. The 0.8 mm x 0.8 mm package is designed for space saving designs. The pinout allows for straight through routing of 2 differential pairs when PCB manufacturing which feature sizes of 2.8 mils (0.071 mm).

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

TPD4E110 is a uni-directional Electrostatic Discharge (ESD) protection device with ultra-low capacitance. The device is constructed with a central ESD clamp that features two hiding diodes per line to reduce the capacitive loading. Each line is rated to dissipate ESD strikes above the maximum level specified in the IEC61000-4-2 level 4 international standard. The TPD4E110's ultra-low loading capacitance makes it ideal for protecting high-speed signal terminals.

#### 8.4 Device Functional Modes

TPD4E110 is a passive integrated circuit that activates whenever voltages above  $V_{BR}$  or below the lower diodes  $V_{forward}$  (-0.6V) are present upon the circuit being protected. During ESD events, voltages as high as ±15 kV can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD4E110 (usually within 10's of nano-seconds) the device reverts to passive.

## 9 Applications and Implementation

#### 9.1 Application Information

TPD4E110 is a diode array type Transient Voltage Suppressor (TVS) which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\text{DYN}}$  of the triggered TVS holds this voltage,  $V_{\text{CLAMP}}$ , to a tolerable level to the protected IC.

## 9.2 Typical Application




Figure 10. Protecting a Pair of Super-Speed Data Lines

#### 9.2.1 Design Requirements

For this design example, use the following as the input parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Signal range on Pin 1, 2, 3, or 4	0V to 5.5V
Operating Frequency	3.0 GHz

#### 9.2.2 Detailed Design Procedure

To begin the design process some parameters must be decided upon. The designer needs to know the following:

- Signal range on all the protected lines
- Operating frequency

#### 9.2.2.1 Signal range on Terminal 1, 2, 3, or 4


TPD4E110 has 4 identical protection channels for signal lines. The symmetry of TPD4E110 provides flexibility when selecting which of the 4 IO channels will protect which signal lines. Any IO will support a signal range of 0V to 5.5V.

#### 9.2.2.2 Operating Frequency

The 0.45pF capacitance of each IO channel supports data rates up to 6Gbps.



# 9.2.3 Application Curves





#### 10 Layout

#### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 10.2 Layout Example

## 10.2.1 Single Layer Routing

PCB manufacturing technologies allowing 2.8 mil (0.071 mm) clearances can route two Super-Speed data line pairs through TPD4E110 on a single layer.





Figure 15. Example Layout for USB 3.0 Type A connector using two TPD4E110s

In Figure 15, Figure 16 and Figure 17 an example layout shows the use of two TPD4E110s to protect the USB 3.0 port. TPD4E110 Number 1 is protecting the two Super-Speed data pairs used for Super Speed data transfer, and TPD4E110 Number 2 protects the USB 2.0 D+/D— Hi-Speed data lines. Number 2 uses two channels to protect each line in the pair, thus affording a more robust protection and simpler layout.



#### **Layout Example (continued)**






Figure 16. Close-up of Routing for TPD4E110 for Super-Speed Data Lines

Figure 17. Close-up of Routing for TPD4E110 for USB 2.0 D+/D- Hi-Speed Data Lines

#### 10.2.2 Double Layer Routing

PCB manufacturing technologies allowing 4.0 mil (0.1 mm) clearances can route two Super-Speed data line pairs through TPD4E110 using two layers.




Figure 18. Example Layout for USB 3.0 Type A Connector Using Two TPD4E110s

In Figure 18 an example layout shows the use of two TPD4E110s to protect the USB 3.0 port. TPD4E110 Number 1 is protecting the two Super-Speed data pairs used for high speed data transfer, and TPD4E110 Number 2 protects the USB 2.0 D+/D- Hi-Speed lines. Number 2 uses two channels to protect each line in the pair, thus affording a more robust protection and simpler layout.



## 11 器件和文档支持

# 11.1 Trademarks

All trademarks are the property of their respective owners.

## 11.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

## 12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPD4E110DPWR	ACTIVE	X2SON	DPW	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D2	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E110DPWR	X2SON	DPW	4	3000	180.0	9.5	0.91	0.91	0.5	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E110DPWR	X2SON	DPW	4	3000	184.0	184.0	19.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-2/D





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.4. The size and shape of this feature may vary.
- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)



<sup>6.</sup> This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

<sup>7.</sup> Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司