







TPS2228 TPS2221

SLVS419C - MAY 2002 REVISED DECEMBER 2008

# PC CARD POWER-INTERFACE SWITCH FOR PCMCIA CONTROLLERS

#### **FEATURES**

- Provides S-CARD abd M-CARD Power Management for CableCARD<sup>TM</sup> Applications
- Fully Integrated V<sub>CC</sub> and V<sub>PP</sub>/V<sub>CORE</sub>
   Switching
- Meets PC Card Standards
- V<sub>PP</sub>/V<sub>CORE</sub> Output Programmed Independent of V<sub>CC</sub>
- TTL-Logic Compatible Inputs
- Short Circuit and Thermal Protection
- 20-Pin HTSSOP or 30-Pin SSOP (Dual With Serial Interface) Package
- 14-pin HTSSOP Package (Single With Parallel Interface)
- 95 μA Typ Quiescent Current on 3.3 VIN Input (Dual With Serial Interface)
- 64 μA Typ Quiescent Current on 3.3 VIN Input (Single With Parallel Interface)
- Break-Before-Make Switching
- Power On Reset
- -40°C to 85°C Ambient Operating Temperature Range

#### **APPLICATIONS**

- Notebook/Desktop Computers
- Personal Digital Assistants (PDAs)
- Digital Cameras
- Bar-code Scanners

#### **DESCRIPTION**

The TPS2228 and TPS2221 PC card power interface switches provide an integrated power management solution for both dual and single PC card sockets. The TPS2228 is a dual-slot power interface switch for serial PCMCIA controllers. The TPS2221 is a single-slot power interface switch for parallel PCMCIA controllers. These power interface switches support the distribution of 3.3 V, 5 V and 1.8 V to the PC card slot while providing current-limiting protection with overcurrent reporting.

#### ORDERING INFORMATION(1)

	PACKAGED DEVICES			
T <sub>A</sub>	DUAL HTSSOP, SSOP	SINGLE HTSSOP		
4000 4- 0500	TPS2228PWP (20)	TPS2221PWP (14)		
-40°C to 85°C	TPS2228DB (30)			

(1) Both DB and PWP packages are available taped and reeled (indicated by the R suffix on the device type; e.g., TPS2228PWPR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CableCard is a trademark of Cable Television Laboratories, Inc. All other trademarks are the property of their respective owners.



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		TPS2228, TPS2221		
	V <sub>I(3.3VIN)</sub>	-0.3 V to 6 V		
Input voltage range for card power	V <sub>I(5VIN)</sub>	–0.3 V to 6 V		
	V <sub>I(1.8VIN)</sub>	–0.3 V to 6 V		
Logic input/output voltage				
0	V <sub>O(XVCC)</sub>	-0.3 V to 6 V		
Output voltage range	V <sub>O(XVPP/VCORE)</sub>	-0.3 V to 6 V		
Continuous total power dissipation	See Dissipation Rating Table			
Outrout ourse	I <sub>O(XVCC)</sub>	late wealth Limited		
Output current	I <sub>O(XVPP/VCORE)</sub>	Internally Limited		
Operating virtual junction temperature range	, T <sub>J</sub>	-40°C to 100°C		
Storage temperature range, T <sub>stg</sub>	−55°C to 150°C			
Lead temperature 1,6 mm (1/16 inch) from c	260°C			
OC sink current		10 mA		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## DISSIPATION RATINGS TABLE (THERMAL RESISTANCE = °C/W)(1)

PACKAGE <sup>(2)</sup>	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
20-PWP	30.67 mW/°C	2300 mW	920.25 mW	460.12 mW
14-PWP	26.67 mW/°C	2000 mW	800 mW	400 mW
DB-30	10.95 mW/°C	821.47 mW	328.59 mW	164.3 mW

<sup>(1)</sup> Reference Calculating Junction Temperature in the application information section of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Input voltage, V <sub>I</sub>	V <sub>I(3.3VIN)</sub>	3.0	3.6	>
3.3VIN is required for all circuit operations.	V <sub>I(5VIN)</sub>	2.7	5.5	٧
5VIN and 1.8VIN are only required for their respective functions.	V <sub>I(1.8VIN)</sub>	1.7	5.5	V
	I <sub>O(XVCC)</sub> at T <sub>J</sub> =100°C		1	Α
Output current	$I_{O(XVPP/VCORE)}$ when switched to 5VIN at $T_{J}$ =100°C		100	mA
	$I_{O(XVPP/VCORE)}$ when switched to 3.3VIN or 1.8VIN at $T_J = 100^{\circ}C$		500	mA
Clock frequency				MHz
	Data	200		ns
Pulse duration	Latch	250		ns
	Clock	100		ns
	Reset	100		ns
Data to clock hold time (Figure 2)		100		ns
Data to clock setup time (Figure 2)				ns
Latch delay time (Figure 2)				ns
Clock delay time (Figure 2)	250		ns	
Operating virtual junction temperature, T <sub>J</sub> (maximum to be calculated at worst case PD at 85°C ambient)				°C

<sup>(2)</sup> These devices are mounted on an JEDEC low-k board (2 oz. traces on surface) (Based on the maximum recommended junction temperature of 100°C)



## **ELECTRICAL CHARACTERISTICS**

T<sub>.I</sub> = -40°C to 100°C, V<sub>I(5VIN)</sub> = 5 V, V<sub>I(3.3VIN)</sub> = 3.3 V, V<sub>I(1.8VIN)</sub> = 1.8 V, all outputs unloaded (unless otherwise noted)<sup>(1)</sup>

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SWITCH				•				
	3.3VIN to XVCC with two s	witches on	T <sub>J</sub> = 25°C, I = 750 mA each		72	95		
	for dual		T <sub>J</sub> = 100°C, I = 750 mA each			120	mΩ	
	5VIN to XVCC with two sw	itches on	T <sub>J</sub> = 25°C, I = 500 mA each		97	125		
	for dual		T <sub>J</sub> = 100°C, I = 500 mA each			160	mΩ	
0 11 1 11	1.8VIN to XVPP/VCORE w	ith two	T <sub>J</sub> = 25°C, I = 375 mA each		69	95		
Switch resistance	switches on for dual		T <sub>J</sub> = 100°C, I = 375 mA each			120	mΩ	
	3.3VIN to XVPP/VCORE w	ith two	T <sub>J</sub> = 25°C, I = 250 mA each		196	260	0	
	switches on for dual		T <sub>J</sub> = 100°C, I = 250 mA each			325	mΩ	
	5VIN to XVPP/VCORE with	h two	T <sub>J</sub> = 25°C, I = 100 mA each		0.9	1.3	0	
	switches on for dual		T <sub>J</sub> = 100°C, I = 100 mA each			1.6	Ω	
R <sub>O(XVCC)</sub> discharge re	esistance		Idischarge = 1 mA	0.1		0.5	kΩ	
R <sub>O(XVPP/VCORE)</sub> disch	narge resistance		Idischarge = 1 mA	0.1		0.5	kΩ	
	I <sub>O(XVCC)</sub>	Limit (limit is the steady	T <sub>J</sub> at 25°C, output powered into a short	1	1.5		A	
I <sub>OS</sub> Short-circuit	3.3VIN or 5VIN to XVCC	state value.)	T <sub>J</sub> [-40, 100°C], output powered into a short	1		2.5	, ,	
output current <sup>(1)</sup>	I <sub>O(XVPP/VCORE)</sub>	Limit	T <sub>J</sub> at 25°C, output powered into a short	120	175		mA	
•	5VIN to XVPP/VCORE	LIIIII	T <sub>J</sub> [–40, 100°C], output powered into a short	120		300		
	I <sub>O(XVPP/VCORE)</sub>	Limit	T <sub>J</sub> at 25°C, output powered into a short	500	680		mA	
	1.8VIN or 3.3VIN to XVPP/VCORE	Limit	T <sub>J</sub> [-40, 100°C], output powered into a short	500		1250	MA	
Thermal shutdown	Trip point, T <sub>J</sub>		Rising temperature, not in overcurrent condition	155	165			
			Overcurrent condition	120	130		°C	
	Hysteresis				10			
			$V_{O(xVCC)} = 5 \text{ V}, 100 \text{ m}\Omega \text{ short to GND},$ $T_J = 25^{\circ}\text{C}$		10			
			$V_{O(xVCC)} = 3.3 \text{ V}, 100 \text{ m}\Omega$ short to GND, $T_{J=}25^{\circ}\text{C}$		20			
Current limit response	e time <sup>(2)(3)</sup>		$V_{O(xVPP/VCORE)} = 5 \text{ V}, 100 \text{ m}\Omega \text{ short to GND},$ $T_J = 25^{\circ}\text{C}$		2		μS	
			$V_{O(xVPP/VCORE)} = 3.3 \text{ V}, 100 \text{ m}\Omega \text{ short to GND}$ $T_J = 25^{\circ}\text{C}$		35			
			$V_{O(xVPP/VCORE)} = 1.8 \text{ V}, 100 \text{ m}\Omega \text{ short to GND},$ $T_J = 25^{\circ}\text{C}$		250			
	Named an areticus of	I <sub>I (3.3VIN)</sub>			95	140		
	Normal operation of TPS2228	I <sub>I(5VIN)</sub>	V <sub>O(xVCC)</sub> = V <sub>O(xVPP/VCORE)</sub> = V <sub>I(3.3VIN)</sub> , Output pins are floated		5	10	μΑ	
		I <sub>I (1.8VIN)</sub>	2		-	5		
I lament Outer	Named an areticus of	I <sub>I (3.3VIN)</sub>	, , , , , , , , , , , , , , , , , , ,		64	100		
I <sub>i</sub> Input Quiescent current	Normal operation of TPS2221	I <sub>I(5VIN)</sub>	V <sub>O(xVCC)</sub> = V <sub>O(xVPP/VCORE)</sub> = V <sub>I(3.3VIN)</sub> , Output pins are floated		5	10	μА	
		I <sub>I (1.8VIN)</sub>	Carpat pino are neares			5		
	Shutdown mode (based on control data)	I <sub>I (3.3VIN)</sub>				5		
	$V_{O(xVCC)} = Hi-Z$	I <sub>I (5VIN)</sub>	Output pins are floated			5	μΑ	
	V <sub>O(xVPP/VCORE)</sub> = Hi-Z	I <sub>I (1.8VIN)</sub>				5		

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
(2) Specified by design, not tested in production.
(3) From application of short to 110% of final current limit.



### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40^{\circ}\text{C}$  to 100°C,  $V_{I(5\text{VIN})} = 5 \text{ V}$ ,  $V_{I(3.3\text{VIN})} = 3.3 \text{ V}$ ,  $V_{I(1.8\text{VIN})} = 1.8 \text{ V}$ , all outputs unloaded (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SWITCH (c	ontinued)					
Forward leakage current I <sub>Ikg_FWD</sub>	I <sub>O(xVCC)</sub>	All switches are in Hi-Z state		1	10	
(current measured from output pins to ground)	I <sub>O(xVPP/VCORE)</sub>	xVCC and xVPP/VCORE are grounded		1	10	μΑ
Reverse leakage	I <sub>O(3.3VIN)</sub>	All switches are in Hi-Z state,		1	10	
current I <sub>lkg_RVS</sub> (current measured from output pins going in)	I <sub>O(5VIN)</sub>	3.3VIN, 5VIN, and 1.8VIN are grounded		1	10	μΑ
	I <sub>O(1.8VIN)</sub>	V <sub>O(xVPP/VCORE)</sub> = V <sub>O(xVCC)</sub> = 5 V		1	10	

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ ,  $V_{I(5\text{VIN})} = 5$  V,  $V_{I(3.3\text{VIN})} = 3.3$  V,  $V_{I(1.8\text{VIN})} = 1.8$  V, all outputs unloaded (unless otherwise noted)<sup>(1)</sup>

P.	ARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
LOGIC SECTION (CI	LOCK, DATA, LATCH, RESET,	SHDN, OC, VDO, VD1, VD2, VD3)				
,	(DECET)(3)	RESET = 5.5 V, sinking or sourcing		0	1	
	I(RESET)(3)	RESET = 0 V, sourcing	10		30	
	I(SHDN)(3) Or	SHDN or SHDN_RST = 5.5 V, sinking or sourcing		0	1	
Logic input current	I(SHDN_RST)(3)	SHDN or SHDN_RST = 0 V, sourcing	10		30	μA
Logic input current		LATCH = 5.5 V, sinking			50	μΑ
	I(LATCH) <sup>(1)</sup>	LATCH = 0 V, sinking or sourcing			1	
	I(CLOCK,DATA, VD0, VD1, VD2, VD3)	0 V to 5.5 V, sinking or sourcing			1	
Logic input high level	4)		2			
Logic input low level <sup>(4</sup>	)				0.8	V
OC output saturation voltage		I <sub>O</sub> = 2 mA			0.4	
OC leakage current		V <sub>O(OC)</sub> = 5.5 V			1	μА
OC deglitch <sup>(2)</sup>	Falling edge	Falling into overcurrent condition	5		15	
	Rising edge	Coming out of overcurrent condition	5		15	mS

PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
UVLO					
3.3VIN UVLO	3.3VIN level below which all switches are in Hi-Z state	2.2		2.9	
3.3VIN Hysteresis <sup>(2)</sup>			0.1		V
5VIN UVLO	5VIN level below which only 5VIN switches are in Hi-Z state	2.0		2.6	
5VIN Hysteresis <sup>(2)</sup>			80		mV
1.8VIN UVLO	1.8VIN level below which only 1.8VIN switches are in Hi-Z state	1.25		1.62	٧
1.8VIN Hysteresis <sup>(2)</sup>			50		mV

<sup>(1)</sup> Refer to Parameter Measurement Information, Figure 1.

<sup>(2)</sup> Specified by design, not tested in production.

<sup>(3)</sup> From application of short to 110% of final current limit.

<sup>(2)</sup> Specified by design, not tested in production.

<sup>(3)</sup> RESET and SHDN (or SHDN/RST for TPS2221) have low current pullup; LATCH has low current pulldown.

<sup>(4)</sup> For recommended operating ranges only.



## **ELECTRICAL CHARACTERISTICS**


 $T_J = -40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ ,  $V_{I(5\text{VIN})} = 5$  V,  $V_{I(3.3\text{VIN})} = 3.3$  V,  $V_{I(1.8\text{VIN})} = 1.8$  V, all outputs unloaded (unless otherwise noted)<sup>(1)</sup>

PA	RAMETER <sup>(1)</sup>	TEST CONDITIONS <sup>(1)</sup>		MIN	TYP MAX	UNIT	
SWITCHING CHARACTI	ERISTICS	•				•	
	5VIN to xVCC	0 04 51 51		0.5	2		
	3.3VIN to xVCC	$C_{L(xVCC)} = 0.1 \mu F, I_{O(xVCC)} = 0 A,$		0.5	2	1	
	1.8VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 0.1 \mu F,$		0.5	2		
	3.3VIN to xVPP/VCORE	$I_{O(xVPP/VCORE)} = 0 A$		0.15	1		
(2)	5VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 0.1 \mu F,$ $I_{O(xVPP/VCORE)} = 0 A$		0.05	0.14		
t <sub>r</sub> Output rise times <sup>(2)</sup>	5VIN to xVCC	0 450 51 0.75		0.75	2.0	ms	
	3.3VIN to xVCC	$C_{L(xVCC)} = 150 \mu F, I_{O(xVCC)} = 0.75 \mu$	4	0.75	2.0	1	
	1.8VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 150 \mu F,$		0.50	2.0	1	
	3.3VIN to xVPP/VCORE	$I_{O(xVPP/VCORE)} = 0.375A$		0.50	1.15		
	5VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 10 \mu F,$ $I_{O(xVPP/VCORE)} = 0.05A$		0.15	0.375		
	5VIN to xVCC	0 04 51 04		0.25	1.0		
	3.3VIN to xVCC	$C_{L(xVCC)} = 0.1 \mu F, I_{O(xVCC)} = 0 A,$		0.35	1.0	1	
	1.8VIN to xVPP/VCORE	0 04 51 04		0.25	1.0		
	3.3VIN to xVPP/VCORE	$C_{L(xVCC)} = 0.1 \ \mu F, I_{O(xVCC)} = 0 \ A,$		0.1	0.5		
A Outros (2)	5VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 0.1 \mu F,$ $I_{O(xVPP/VCORE)} = 0 A$		0.075	0.15		
t <sub>f</sub> Output fall times <sup>(2)</sup>	5VIN to xVCC	0 450 51 0754		1.4	2.5	ms	
	3.3VIN to xVCC	$C_{L(xVCC)} = 150 \mu F, I_{O(xVCC)} = 0.75$	οA	1.4	1.7		
	1.8VIN to xVPP/VCORE	$C_{L(xVCC)} = 150 \mu F,$		1.4	2.0		
	3.3VIN to xVPP/VCORE	N to xVPP/VCORE $I_{O(xVPP/VCORE)} = 0.375 A$		2.5	3.1		
	5VIN to xVPP/VCORE	$C_{L(xVPP/VCORE)} = 10 \mu F,$ $I_{O(xVPP/VCORE)} = 0.05 A$		1.7	2.1		
	1	$C_{L(xVPP/VCORE)} = 0.1 \mu F,$ $t_{pdor}$		0.15	1.4		
	Latch↑ to xVPP/VCORE (1.8 V)	$I_{O(xVPP/VCORE)} = 0 A$	t <sub>pdoff</sub>	2.5	8.6		
		$C_{L(xVPP/VCORE)} = 0.1 \mu F,$ $I_{O(xVPP/VCORE)} = 0 A$	t <sub>pdon</sub>	0.05	0.5		
	Latch↑ to xVPP/VCORE (3.3 V)		t <sub>pdoff</sub>	0.5	2.5		
t Duama mation data (2)	Lataba ta sa IDDA (CODE (EAA)	$C_{L(xVPP/VCORE)} = 0.1 \mu F,$	t <sub>pdon</sub>	0.02	0.3	Ī	
t <sub>pd</sub> Propagation delay <sup>(2)</sup>	Latch↑ to xVPP/VCORE (5 V)	$I_{O(xVPP/VCORE)} = 0 A$	t <sub>pdoff</sub>	0.10	0.3	ms	
	1 -4-1-4 43/00 (53/6)	$C_{L(xVCC)} = 0.1 \mu F,$	t <sub>pdon</sub>	0.15	0.85		
	Latch↑ to xVCC (5 V)	$I_{O(xVCC)} = 0 A$	t <sub>pdoff</sub>	1.3	3.7		
	1 -4-1-4 43/00 (0.03)	C <sub>L(xVCC)</sub> = 0.1 μF,	t <sub>pdon</sub>	0.15	1.0		
	Latch↑ to xVCC (3.3 V)	$I_{O(xVCC)} = 0 A$	t <sub>pdoff</sub>	1.7	5.3	1	
	1	$C_{L(xVPP/VCORE)} = 150 \mu F,$	t <sub>pdon</sub>	0.35	1.9		
	Latch↑ to xVPP/VCORE (1.8 V)	$I_{O(xVPP/VCORE)} = 0.375 A$	t <sub>pdoff</sub>	2.4	8.5		
	L	$C_{L(xVPP/VCORE)} = 150 \mu F,$	t <sub>pdon</sub>	0.2	0.75		
	Latch↑ to xVPP/VCORE (3.3 V)	$I_{O(xVPP/VCORE)} = 0.375 A$	t <sub>pdoff</sub>	0.5	2.5		
		$C_{L(XVPP/VCORE)} = 10 \mu F,$ $t_{pdon}$ $t_{pdoff}$		0.05	0.15		
t <sub>pd</sub> Propagation delay <sup>(2)</sup>	Latch↑ to xVPP/VCORE (5 V)			0.15	0.35	ms	
	1	$C_{L(XVCC)} = 150 \mu\text{F},$	t <sub>pdon</sub>	0.35	1.2	1	
	Latch↑ to xVCC (5 V)	$I_{O(xVCC)} = 0.75 A$	t <sub>pdoff</sub>	1.3	3.7		
		$C_{L(XVCC)} = 150 \mu F,$	t <sub>pdon</sub>	0.4	1.4	1	
	Latch↑ to xVCC (3.3 V),	$I_{O(xVCC)} = 0.75 A$	t <sub>pdoff</sub>	1.5	5.2	1	

<sup>(1)</sup> Refer to Parameter Measurement Information, Figure 1.

<sup>(2)</sup> Specified by design, not tested in production






**VOLTAGE WAVEFORMS** 

Figure 1. Test Circuits and Voltage Waveforms





clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for TPS2228/TPS2221 Power Interface Switch

#### TABLE OF GRAPHS FOR POWER MEASUREMENT INFORMATION

		FIGURE
Short-Circuit Current Response, Short Applied to Powered-on 5VIN-to-xVCC Switch Output	vs Time	3
Short-Circuit Current Response, Short Applied to Powered-on 3.3VIN-to-xVCC Switch Output	vs Time	4
OC Response With 5VIN-to-xVCC Switch Output Turned on Into a Short	vs Time	5
OC Response With 3.3VIN-to-xVCC Switch Output Turned on Into a Short	vs Time	6
3.3VIN and 5VIN Input Current	vs Junction Temperature	7
3.3VIN and 5VIN Input Current	vs Junction Temperature	8
1.8VIN Input Current	vs Junction Temperature	9
Static Drain-Source On-State Resistance, 3.3VIN to xVCC Switch	vs Junction Temperature	10
Static Drain-Source On-State Resistance, 5VIN to xVCC Switch	vs Junction Temperature	11
Static Drain-Source On-State Resistance, 3.3VIN to xVPP/VCORE Switch	vs Junction Temperature	12
Static Drain-Source On-State Resistance, 5VIN to xVPP/VCORE Switch	vs Junction Temperature	13
Static Drain-Source On-State Resistance, 1.8VIN to xVPP/VCORE Switch	vs Junction Temperature	14
Short-Circuit Current Limit, 3.3VIN to xVCC Switch	vs Junction Temperature	15
Short-Circuit Current Limit, 5VIN to xVCC Switch	vs Junction Temperature	16
Short-Circuit Current Limit, 3.3VIN to xVPP/VCORE Switch	vs Junction Temperature	17
Short-Circuit Current Limit, 5VIN to xVPP/VCORE Switch	vs Junction Temperature	18
Short-Circuit Current Limit, 1.8VIN to xVPP/VCORE Switch	vs Junction Temperature	19






Figure 3. Short-Circuit Response, Short Applied to Powered-on 5VIN-to-xVCC Switch Output




Figure 5. OC Response With 5VIN-to-xVCC Switch Output Turned on Into a Short




Figure 4. Short-Circuit Response, Short Applied to Powered-on 3.3VIN-to-xVCC-Switch Output






Figure 6. OC Response With 3.3VIN-to-xVCC Switch Output Turned on Into a Short

3.3VIN AND 5VIN INPUT CURRENT



#### PARAMETER MEASUREMENT INFORMATION









Figure 9



STATIC DRAIN-SOURCE ON-STATE RESISTANCE



## STATIC DRAIN-SOURCE ON-STATE RESISTANCE (5VIN TO xVCC SWITCH)

### **JUNCTION TEMPERATURE** 0.18 rDS(on)- Static Drain-Source On-State Resistance 0.16 0.14 (5VIN to xVCC Switch) - \(\Omega\) 0.12 0.10 0.08 0.06 0.04 0.02 n 10 -20 40 70 100 -50 T<sub>J</sub> - Junction Temperature - °C

## STATIC DRAIN-SOURCE ON-STATE RESISTANCE (3.3VIN TO xVPP/VCORE SWITCH)






Figure 12

#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE (5VIN TO xVPP/VCORE SWITCH)

Figure 11




## STATIC DRAIN-SOURCE ON-STATE RESISTANCE (1.8VIN TO xVPP/VCORE SWITCH)




SHORT-CIRCUIT CURRENT LIMIT





#### PARAMETER MEASUREMENT INFORMATION






SHORT-CIRCUIT CURRENT LIMIT










#### PIN ASSIGNMENTS



GND □

 ☐ SHDN\_RST

8



## **Terminal Functions (Dual-Serial)**

TI	TERMINAL			
	NO.		1/0	DESCRIPTION
NAME	2228 (DB-30)	2228 (PWP-20)	1,0	DESCRIPTION
1.8VIN	6, 28	5, 19	I	1.8-V input for card power (xVPP/VCORE). Pins 6 and 28 must be connected together externally.
3.3VIN	15, 16, 17	11, 12	I	3.3-V input for card power (xVCC and xVPP/Vcore) and chip power (3.3VIN must be connected to a voltage source for the device to operate)
5VIN	1, 2, 30	1, 20	I	5-V input for card power (xVCC and xVPP/Vcore)
AVCC	9, 10, 11	7, 8	0	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance to card
AVPP/VCORE	8	6	0	Switched output that delivers 0 V, 1.8 V, 3.3 V, 5 V, or high impedance to card
BVCC	20, 21, 22	14, 15	0	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance to card
BVPP/VCORE	23	17	0	Switched output that delivers 0 V, 1.8 V, 3.3 V, 5 V, or high impedance to card
CLOCK	4	3	1	Logic-level clock for serial data word
DATA	3	2	I	Logic-level serial data word
GND	12	9		Ground
LATCH	5	4	1	Logic-level latch for serial data word, an internal pulldown is provided
NC	7,13,19, 24, 26, 27, 29	16		No internal connection
<u>oc</u>	18	13	0	Open-drain output that is asserted low when an overcurrent condition exists.
RESET	14	10	I	Logic-level RESET input. Asynchronous command active low. An internal pullup is provided. When active, all line switches are off and all the output discharge switches are on.
SHDN	25	18	I	Hi-Z (open) all switches. Identical function to serial shutdown with D8=0. Asynchronous command active low. An internal pullup is provided.


## **Terminal Functions (Single – Parallel)**

TERMI	TERMINAL		
	NO.	1/0	DESCRIPTION
NAME	2221 (PWP-14)	1,0	DESCRIPTION
1.8VIN	10	1	1.8-V input for card power (VPP/VCORE)
3.3VIN	3	I	3.3-V input for card power (VCC and VPP/Vcore) and chip power (3.3VIN must be connected to a voltage source for the device to operate)
5VIN	6	I	5-V input for card power (VCC and VPP/Vcore)
GND	7		Ground
<u>oc</u>	9	0	Open-drain output that is asserted low when an overcurrent condition exists.
SHDN_RST	8	I	Hi-Z (open) all switches. Identical function to serial shutdown mode by parallel data VD (3:0). Asynchronous command active low. An internal pullup is provided.
VCC	4, 5	0	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance to card
VD0	2	I	Parallel control signal 0 (see Table 2. TPS2221 Control Logic)
VD1	1	I	Parallel control signal 1 (see Table 2. TPS2221 Control Logic)
VD2	14	I	Parallel control signal 2 (see Table 2. TPS2221 Control Logic)
VD3	13	I	Parallel control signal 3 (see Table 2. TPS2221 Control Logic)
VPP/VCORE	11, 12	0	Switched output that delivers 0 V, 1.8 V, 3.3 V, 5 V, or high impedance to card



### **FUNCTIONAL BLOCK DIAGRAM**

#### **DUAL WITH SERIAL INTERFACE**




<sup>†</sup> The two 1.8VIN pins must be connected together externally



## **FUNCTIONAL BLOCK DIAGRAM**

#### SINGLE WITH PARALLEL INTERFACE





#### APPLICATION INFORMATION

#### **OVERVIEW**

PC cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, GPS systems, multimedia, and hard-disk versions were soon available. As the number of PC card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. As a result, the PCMCIA (Personal Computer Memory Card International Association) was established, comprised of members from leading computer, software, PC card, and semiconductor manufacturers. One key goal was to realize the *plug-and-play* concept, so that cards and hosts from different vendors could communicate with one another transparently.

#### PC CARD POWER SPECIFICATION

The current PC card standard set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the PC card connector's 68 terminals. This power interface consists of two V<sub>CC</sub>, two V<sub>PP</sub>/V<sub>CORE</sub>, and four ground terminals. Multiple power and ground terminals minimize connector-terminal and line resistance. The two Vpp/ Vcore terminals were originally specified as separate signals, but the host is no longer required to provide separate programmable voltages on each pin. Primary power for the card is supplied through the V<sub>CC</sub> terminals; flash- memory programming and erase voltage is supplied through the V<sub>PP</sub>/V<sub>CORF</sub> terminals. The V<sub>PP</sub>/V<sub>CORF</sub> terminals are also intended to be used as a supplemental source of power, such as a core voltage for integrated circuits.

## OVERCURRENT AND OVER TEMPERATURE PROTECTION

PC cards are inherently subject to damage caused by mishandling. Host systems require protection against short-circuited cards that could lead to power supply or PCB trace damage. Even systems sufficiently robust to withstand a short circuit would still undergo rapid battery discharge into the damaged PC card, resulting in the rather sudden and unacceptable loss of system power. The TPS2228/2221 power interface switch is designed to respond quickly to an overcurrent condition to protect the system. During an overcurrent event, the current limit circuit of the TPS2228/2221 generates an internal error signal that linearly limits the output current of the affected output. The propogation delay associated with activating the current-limit circuit has an effect on the amount of current initially delivered to the output. During this time, the

input voltage to the switch may droop a small amount. The amount of voltage droop is system dependent. Power supply bulk capacitors play an important role in minimizing this voltage droop.

Overcurrent sensing is applied to each output separately. As a result, only the affected output is current-limited during an overcurrent event. The TPS2228/2221 also has an overcurrent status output ( $\overline{OC}$ ) that is asserted low to provide feedback that an overcurrent condition has occurred.

The TPS2228/2221 has two thermal shutdown circuits. The higher thermal shutdown circuit protects the device from a high junction temperature condition. In the event that the junction temperature exceeds a minimum of 155°C, the higher thermal shutdown circuit turns off all switches to protect the device. Normal switch operation resumes when the junction temperature cools down approximately 10°C.

In the event of an overcurrent condition, the lower thermal shutdown circuit activates when the junction temperature exceeds a minimum of 120°C. On the TPS2221, this lower thermal shutdown circuit disables both the VCC and the  $V_{PP}/V_{CORE}$  switches once the junction temperature exceeds the lower thermal trip point. On the TPS2228, only the channel in overcurrent (either  $AV_{CC}$  and  $AV_{PP}/V_{CORE}$ , or  $BV_{CC}$  and  $BV_{PP}/V_{CORE}$ ) is disabled. For both the TPS2221 and the TPS2228, normal operation of the switches resumes once the junction temperature cools down approximately 10°C. This cycle continues until the overcurrent condition is removed.

#### **VOLTAGE TRANSISTIONING REQUIREMENT**

PC cards, like portables, are migrating from 5 V to 3.3 V and even 1.8 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2228/2221 power interface switch is designed to meet all combinations of power delivery as currently defined in the PC card standard. The latest protocol accommodates mixed 3.3 V/5 V systems by first powering the card with 5 V, then polling it to determine if it is compatible with 3.3-V power. The PC card standard requires that the capacitors on 3.3-V compatible cards be discharged to below 0.8 V before applying 3.3 V power. This ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. The PC card standard requires that V<sub>CC</sub> be discharged within 100 ms. PC card resistance can not be relied on to provide a discharge path for voltages stored on PC card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2228/2221 power interface switch includes discharge transistors on all V<sub>CC</sub> and V<sub>PP</sub>/V<sub>CORE</sub> outputs to meet the specification requirement.



#### SHUTDOWN MODE

In the shutdown mode, each of the  $V_{CC}$  and  $V_{PP}/V_{CORE}$  outputs is forced to a high-impedance state (Hi-Z). In this mode, the chip quiescent current is reduced to conserve battery power.

#### POWER SUPPLY CONSIDERATIONS

The TPS2228/2221 power interface switch has multiple pins for each of its power inputs and for the switched  $V_{CC}$  outputs. The two 1.8VIN pins must be connected together externally. It is recommended that all input and output power pins be parallel connected for optimum operation.

To increase the noise immunity of the TPS2228/2221 power interface switch, the power supply inputs should have a minimum of  $1\mu F$  electrolytic or tantalum bypass capacitor connected in parallel with a  $0.047~\mu F$  to  $0.1~\mu F$  ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a  $0.1~\mu F$  or larger ceramic capacitor. Doing so improves the immunity of the TPS2228/2221 power interface switch to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the TPS2228/2221 power interface switch and the load.

#### RESET

To ensure that cards are in a known state after power brownouts or system initialization, the PC cards should be reset at the same time via the host, by applying low impedance paths from  $V_{CC}$  and  $V_{PP}/V_{CORE}$  terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC card filter capacitance, permitting the system (host and PC cards) to be powered up concurrently. The active low  $\overline{RESET}$  input will program all outputs to 0 V. The TPS2228 power interface switch remains in the low-impedance output state until the signal is deasserted and new data is received. For the TPS2228, the input serial data cannot be latched during reset mode.

#### **CALCULATING JUNCTION TEMPERATURE**

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die. The junction temperature is dependent on both  $r_{DS(on)}$  and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 10 through 14 using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$\mathsf{P}_D \ = \ \mathsf{r}_{DS(on)} \times \mathsf{I}^2$$

Next, sum the power dissipation and calculate the junction temperature:

$$T_{J} = (\Sigma P_{D} \times R_{\theta J A}) + T_{A}$$

Where  $R_{\theta JA}$  is the inverse of the derating factor in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

#### LOGIC INPUTS AND OUTPUTS

For the TPS2228, the serial interface consists of DATA, CLOCK, and LATCH signals. The data is clocked in on the positive leading edge of the clock (see Figure 2). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The latch signal should occur before the next positive leading edge of the clock.

The serial interface of the TPS2228 power interface switch is designed to be compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

For the TPS2221, the parallel interface consists of four bits (D3:D0). These four bits must be driven continuously to select the desired voltage outputs based on the input bit pattern. During power up, these inputs can be connected to an external pulldown resistor to ensure that the outputs are at zero volts, especially if the device driving these inputs is in a high impedance state while initializing.

An overcurrent output  $(\overline{OC})$  is provided to indicate an overcurrent or over-temperature condition in any of the  $V_{CC}$  and  $V_{PP}/V_{CORE}$  outputs as previously discussed.

#### **ESD PROTECTION**

All TPS2228/2221 power interface switch inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The  $V_{CC}$  and  $V_{PP}/V_{CORE}$  outputs can be exposed to potentially higher discharges from the external environment through the PC card connector. Bypassing the outputs with 0.1- $\mu F$  capacitors protects the devices from discharges up to 10 kV.



## Table 1. TPS2228 Power Interface Switch Control Logic

TPS2228 Serial Interface											
xVPP/VCORE											
	AVPP/VCO	RE CONTRO	L SIGNALS	OUTPUT V_AVPP/	BVPP/VCORE CONTROL SIGNALS				OUTPUT V_BVPP/		
D8(SHDN)	D0	D1	D9	VCORE	D8(SHDN)	D4	D5	D10	VCORE		
1	0	0	Х	0 V	1	0	0	Χ	0 V		
1	0	1	0	3.3 V	1	0	1	0	3.3 V		
1	0	1	1	5 V	1	0	1	1	5 V		
1	1	0	Х	Hi-Z	1	1	0	Х	Hi-Z		
1	1	1	0	1.8 V	1	1	1	0	1.8 V		
1	1	1	1	1.8 V	1	1	1	1	1.8 V		
0	Х	Х	Х	Hi-Z	0	Х	Х	Χ	Hi-Z		


xVCC										
	AVCC CONTR	OL SIGNALS		BVCC CONTROL SIGNALS			OUTDUT V DVOC			
D8(SHDN)	HDN) D3 D2		OUTPUT V_AVCC	D8(SHDN)	D6	D7	OUTPUT V_BVCC			
1	0	0	0 V	1	0	0	0 V			
1	0	1	3.3 V	1	0	1	3.3 V			
1	1	0	5 V	1	1	0	5 V			
1	1	1	0 V	1	1	1	0 V			
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z			

Table 2. TPS2221 Control Logic

TPAS2221 SINGLES									
D0	D1 D2 D3 VCC VPP/COF								
0	0	0	0	0 V	0 V				
0	0	0	1	Hi-Z	Hi-Z				
0	0	1	0	Hi-Z	Hi-Z				
0	0	1	1	Hi-Z	Hi-Z				
0	1	0	0	3.3 V	0 V				
0	1	0	1	3.3 V	3.3 V				
0	1	1	0	3.3 V	5 V				
0	1	1	1	3.3 V	1.8 V				
1	0	0	0	5 V	0 V				
1	0	0	1	5 V	3.3 V				
1	0	1	0	5 V	5 V				
1	0	1	1	5 V	1.8 V				
1	1	0	0	Hi-Z	Hi-Z				
1	1	0	1	3.3 V	Hi-Z				
1	1	1	0	5 V	Hi-Z				
1	1	1	1	Hi-Z	Hi-Z				

NOTE: VCC = VPP/VCORE = Hi-Z indicates the device is in shutdown mode.





 $<sup>^{\</sup>dagger}$  Maximum recommended output capacitance for xVCC is 150  $\mu\text{F}$  including card capacitance, and for xVPP is 10  $\mu\text{F}$ , without  $\overline{\text{OC}}$  glitch when switches are powered on.

Figure 20. TPS2228 Dual Slot Application






Figure 21. TPS2221 Single Slot Application

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS2221PWP	Obsolete	Production	HTSSOP (PWP)   14	-	-	Call TI	Call TI	-40 to 85	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025