







TPS3813K33-Q1, TPS3813I50-Q1

ZHCSKC4H - MAY 2008 - REVISED OCTOBER 2021

TPS3813-Q1 具有窗口看门狗的汽车处理器监控电路

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性:
 - 器件温度等级 1: -40°C 至 +125°C 环境工作 温度范围
 - 器件 HBM 分类等级 2
 - 器件 CDM 分类等级 C4B
- 具有可编程延迟和窗口比率的窗口看门狗
- 6 引脚 SOT-23 封装
- 电源电流 9µA(典型值)
- 具有 25ms 固定延时时间的上电复位发生器
- 精密电源电压监测器 (V_{IT}): 2.5V、3V、3.3V、5V
- 开漏复位输出

2 应用

- 车载充电器 (OBC) 和无线充电器
- 驾驶员监控
- 数字驾驶舱处理单元
- ADAS 域控制器
- 汽车远程信息处理控制单元

3 描述

TPS3813-Q1 监控电路主要为 DSP 和基于处理器的系 统提供电路初始化和计时监测等功能。

上电期间, $\overline{\mathsf{RESET}}$ 引脚会在电源电压 (V_{DD}) 超出 1.1 V 时有效。因此,只要 V_{DD} 保持在阈值电压 (V_{IT}) 以下,

监控电路就会监测 V_{DD} 并使 RESET 引脚保持有效状

内部计时器将会延迟输出恢复至无效(高电平)状态的 时间,以确保系统正常复位。延时时间 $t_d = 25ms$ (典 型值) 在 V_{DD} 上升至高于阈值电压 (V_{IT}) 之后开始。当 电源电压降至阈值电压 (VIT) 以下时,输出再次变为有 效状态(低电平)。无需外部组件。该系列中的所有器 件均具有一个通过内部分压器设定的固定感应阈值电压 $(V_{IT})_{\circ}$


对于安全关键型应用, TPS3813-Q1 系列器件包含具 备可编程延迟和窗口比率的窗口看门狗。可以通过将 WDT 引脚连接到 GND 或 V_{DD} 或使用外部电容器来设 置看门狗超时的上限。可以通过将 WDR 引脚连接到 GND 或 V_{DD} 来设置下限和窗口比率。如果为看门狗操 作不当, RESET 引脚将使微控制器复位。

该产品系列专为 2.5V、3V、3.3V 和 5V 电源电压而设 计。这些该器件采用 6 引脚 SOT-23 封装。这些器件 的工作温度范围为 - 40°C 至 125°C。

器件信息

	PD 11 10	
器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS3813K33-Q1	SOT-23 (6)	2.90mm × 1.60mm
TPS3813I50-Q1	301-23 (0)	2.9011111 ~ 1.00111111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)



典型工作电路



Table of Contents

1 特性	1	7.4 Device Functional Modes	12
. · · 2 应用		8 Application and Implementation	13
- <i>—,,,</i> 3 描述		8.1 Application Information	13
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		9 Power Supply Recommendations	15
6 Specifications		10 Layout	15
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	15
6.2 ESD Ratings		10.2 Layout Example	16
6.3 Recommended Operating Conditions		11 Device and Documentation Support	
6.4 Thermal Information		11.1 Device Support	16
6.5 Electrical Characteristics		11.2 Documentation Support	
6.6 Timing Requirements		11.3 接收文档更新通知	17
6.7 Switching Characteristics		11.4 支持资源	
6.8 Timing Diagrams		11.5 Trademarks	
6.9 Typical Characteristics		11.6 Electrostatic Discharge Caution	17
7 Detailed Description		11.7 术语表	
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	17
7.3 Feature Description			
1.0 1 catal o Boodipaorii			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision G (October 2019) to Revision H (October 2021)	Page
•	Changed t _w parameter name to t _{GI_VIT} in 7.6 Timing Requirements section and added Glitch immunity parameter definition.	
•	Added timing diagram	<mark>7</mark>
•	Added Input Voltage (VDD), VDD Hysteresis, and VDD Glitch Immunity sections into datasheet	10
CI	hanges from Revision F (December 2016) to Revision G (October 2019)	Page
•	Updated text for device conditions on start-up.	9
•	Added information to further clarify shaded areas in the Upper and Lower Boundary Visualization	
CI	hanges from Revision E (October 2016) to Revision F (December 2016)	Page
•	Changed the part numbers in the <i>Electrical Characteristics</i> table and deleted references to TPS3813-Q and TPS3813-Q1L30.	
CI	hanges from Revision D (June 2015) to Revision E (October 2016)	Page
•	Added + 1 back to the twindow,typ equation in the Programming Window-Watchdog Using an External	
	Capacitor section	14
CI	hanges from Revision C (September 2013) to Revision D (June 2015)	Page
•	删除了数据表中的 TPS38131J25-Q1 和 TPS3813L30-Q1 器件	1
•	添加了 ESD 等级表、特性说明部分、器件功能模式部分、应用和实施部分、电源相关建议部分、布/	<i>司</i> 部
	分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分	1
•	Deleted the Dissipation Ratings table	6
•	Changed the voltage on the V _{DD} pin from 0.6 V to 1.1 V in the <i>Timing Diagram</i> figure	12



www.ti.com.cn Changes from Revision B (May 2012) to Revision C (August 2013)

Changes from Revision A (November 2008) to Revision B (April 2012) Page



5 Pin Configuration and Functions




图 5-1. DBV Package 6-Pin SOT-23 Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION			
NO.	NAME	"	DECOMP HON			
1	WDI	ı	Watchdog timer input. This input must be driven at all times and not left floating.			
2	GND	ı	Ground			
3	WDT	I	Programmable watchdog delay input			
4	V_{DD}	ı	Supply voltage and supervising input			
5	WDR	I	Selectable watchdog window ratio input. This input must be tied to V _{DD} or GND and not left floating.			
6	RESET	0	Open-drain reset output			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		V_{DD}		7	
V_{DD}	Supply voltage ⁽²⁾	RESET	- 0.3	V _{DD} + 0.3	V
		All other pins (2)	- 0.3	7	
I _{OL}	Maximum low output cu	rrent		5	mA
I _{OH}	Maximum high output co	urrent		- 5	mA
I _{IK}	Input clamp current (V _I	< 0 or V _I > V _{DD})		±20	mA
I _{OK}	Output clamp current (V	O < 0 or V _O > V _{DD})		±20	mA
	Continuous total power	dissipation	See	#6.4	
T _A	Operating free-air temper	erature	- 40	125	°C
	Soldering temperature			260°C	
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q10	00-002 (1)	±2000	
V _(ESD)	Electrostatic discharge Charged-device model (CDM) Q100-011	Charged-device model (CDM), per AEC	All pins	±500	V
		Q100-011	Corner pins (1, 3, 4, and 6)	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

at specified temperature range

		MIN	MAX	UNIT
V_{DD}	Supply voltage	2	6	V
VI	Input voltage	0	V _{DD} + 0.3	V
V _{IH}	High-level input voltage	0.7 × V _{DD}		V
V _{IL}	Low-level input voltage		0.3 × V _{DD}	V
∆ t/ ∆ V	Input transition rise and fall rate		100	ns/V
t _w	Pulse width of WDI trigger pulse	50		ns
T _A	Operating free-air temperature range	- 40	125	°C

⁽²⁾ All voltage values are with respect to GND. For reliable operation the device should not be operated at 7 V for more than t = 1000h continuously.



6.4 Thermal Information

		TPS3813-Q1	
	THERMAL METRIC (1)	DBV (SOT-23)	UNIT
		6 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	202.9	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	164.3	°C/W
R _{θ JB}	Junction-to-board thermal resistance	54.6	°C/W
ψ JT	Junction-to-top characterization parameter	44.2	°C/W
ψ ЈВ	Junction-to-board characterization parameter	54	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low-level output voltage		V _{DD} = 2 V to 6 V, I _{OL} = 500 μA			0.2	
V_{OL}			V _{DD} = 3.3 V I _{OL} = 2 mA			0.4	V
			V _{DD} = 6 V, I _{OL} = 4 mA			0.4	
	Power up reset voltage (1)		$V_{DD} \geqslant 1.1 \text{ V}, I_{OL} = 50 \mu \text{ A}$			0.2	V
\/	Negative-going input	TPS3813K33-Q1		2.87	2.93	3	\/
V _{IT}	threshold voltage (2)	TPS3813I50-Q1		4.45	4.55	4.65	V
\/	Hysteresis	TPS3813K33-Q1			40		mV
V_{HYS}		TPS3813I50-Q1			60		
	High-level input current	WDI, WDR	WDI = V _{DD} = 6 V, WDR = V _{DD} = 6 V	- 125		125	
I _{IH}		WDT	$WDT = V_{DD} = 6 \text{ V}, V_{DD} > V_{IT}, \overline{RESET} = \text{High}$	- 125		125	~ ^
	Low-level input current	WDI, WDR	WDI = 0 V, WDR = 0 V, V _{DD} = 6 V	- 125		125	-
I _{IL}		WDT	WDT = 0 V, V _{DD} > V _{IT} , RESET = High	- 125		125	
I _{OH}	High-level output current		$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{OH} = V_{DD}$			25	nΑ
	Supply current		V _{DD} = 2 V output unconnected		9	13	^
I _{DD}			V _{DD} = 5 V output unconnected		20	25	μА
Ci	Input capacitance		V _I = 0 V to V _{DD}		5		pF

6.6 Timing Requirements

At R_L = 1 M Ω , C_L = 50 pF, and T_A = -40° C to +125°C.

		MIN	TYP MA	X UNIT
t_{GI_VIT} Glitch immunity V_{IT} (Pulse width at V_{DD})	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{DD} = V_{IT} - 0.2 \text{ V}$	3		μs

 ⁽¹⁾ The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥ 15 μ s/V.
 (2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μ F) should be placed near to the supply terminals.

6.7 Switching Characteristics

 $R_L = 1 \text{ M}\Omega$, $C_L = 50 \text{ pF}$, $T_A = -40^{\circ}\text{C}$ to 125°C

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d	Delay time		V _{DD} ≥ V _{IT} + 0.2 V (see 图 7-3)	20	25	30	ms
t _{t(out)}			WDT = 0 V	0.2	0.25	0.3	s
	Watchdog time-out	Upper limit	WDT = V _{DD}	2	2.5	3	5
		WDT = programmable (1)		See (2)		ms	
			WDR = 0 V, WDT = 0 V		1:31.8		
			WDR = 0 V, WDT = V _{DD}		1:32		
	Watahdag window ratio		WDR = 0 V, WDT = programmable		1:25.8		
	Watchdog window ratio		WDR = V _{DD} , WDT = 0 V		1:124.9		
		$WDR = V_{DD}, WDT = V_{DD}$		1:127.7			
			WDR = V _{DD} , WDT = programmable		1:64.5		
t _{PHL}	Propagation (delay) time, high-to-low-level output	V _{DD} to RESET delay	V _{IL} = V _{IT} - 0.2 V, V _{IH} = V _{IT} + 0.2 V		30	50	μs

⁽¹⁾

6.8 Timing Diagrams




图 6-1. Timing Diagram

¹⁵⁵ pF < $C_{(ext)}$ < 63 nF $(C_{(ext)}$ / 15.55 pF + 1) × 6.25 ms (2)



6.9 Typical Characteristics




图 6-2. Supply Current vs Supply Voltage




图 6-3. Low-Level Output Voltage vs Low-Level Output Current




图 6-4. Input Current vs Input Voltage at WDT




图 6-5. Normalized Input Threshold Voltage vs Free-Air Temperature at V_{DD}




图 6-6. Minimum Pulse Duration At V_{DD} vs V_{DD} Threshold Overdrive Voltage




7 Detailed Description

7.1 Overview

The TPS3813-Q1 devices (TPS3813K33-Q1 and TPS3813I50-Q1) are a family of supervisory circuits with watchdog functionality. The TPS3813-Q1 family of devices is designed to assert a reset on the \overline{RESET} pin when the supply (V_{DD}) drops below the threshold voltage (V_{IT}) which varies depending on which device is used. When the V_{DD} supply rises above 1.1 V, the \overline{RESET} pin output state becomes valid and is active in logic low state until the V_{DD} supply crosses the voltage threshold (V_{IT} + V_{HYS}). The watchdog window can be programmed using the WDT and WDR pins with several different configurations, all of which are explained in the following sections.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator with integrated reference to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the following:

- Internal bandgap (reference voltage)
- · Internal regulator
- · State machine
- Buffers
- · Other control logic blocks

Good design practice involves placing a 0.1 μ F to 1 μ F bypass capacitor at VDD input for noisy applications and to ensure enough charge is available for the device to power up correctly. The reset output is undefined when VDD is below V_{POR} .

7.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below the falling voltage threshold V_{IT} , the output reset is asserted. When the voltage at the VDD pin rises above the rising voltage threshold ($V_{IT+} = V_{IT} + V_{HYS}$), the output reset is deasserted after t_D reset time delay.

7.3.1.2 VDD Glitch Immunity

These devices are immune to quick voltage transient or excursion on VDD. Sensitivity to transients depends on both pulse duration (t_{Gl_VIT}) found in # 6.6 and transient overdrive. Overdrive is defined by how much VDD exceeds the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in $<math>\pi$ 2 1.

Overdrive =
$$|((VDD/V_{IT}) - 1) \times 100\%|$$
 (1)

where

- V_{IT} = V_{IT} is the threshold voltage
- V_{IT+} = V_{IT} + V_{HYS} is the rising threshold voltage
- VDD is the input voltage crossing V_{IT}




图 7-1. Overdrive Versus Pulse Duration

TPS3813-Q1 devices have built-in glitch immunity (t_{GI_VIT}) as shown in #6.6. \boxtimes 7-1 shows that VDD must fall below V_{IT} for t_{GI_VIT} , otherwise the faling transistion is ignored. When VDD falls below V_{IT} for t_{GI_VIT} , RESET transitions low to indicate a fault condition after the propagation delay high-to-low (t_{PHL}). When VDD rises above $V_{IT+} = V_{IT} + V_{HYS}$, RESET deasserts to a logic high indicating there is no more fault condition only if VDD remains above V_{IT+} for longer than the reset delay (t_D).

7.3.2 Implemented Window-Watchdog Settings

The watchdog window can be set up in two different ways. The first way is to use the implemented timing, which is a default setting. The other way is to activate the default settings by wiring the WDT and WDR pin to V_{DD} or GND. Four different timings available with these settings which are listed in $\frac{1}{8}$ 7-1.

	₹ 1-1. WIIIUUW-Wat	chaog comiguration	Settings		
SELECTE	D OPERATION MODE	t _{window}	t _{boundary}		
		Max = 0.3 s	Max = 9.46 ms		
	WDR = 0 V	Typ = 0.25 s	Typ = 7.86 ms		
WDT = 0 V		Min = 0.2 s	Min = 6.27 ms		
VVDT = 0 V		Max = 0.3 s	Max = 2.43 ms		
	$WDR = V_{DD}$	Typ = 0.25 s	Typ = 2 ms		
		Min = 0.2 s	Min = 1.58 ms		
		Max = 3 s	Max = 93.8 ms		
	WDR = 0 V	Typ = 2.5 s	Typ = 78.2 ms		
WDT = V _{DD}		Min = 2 s	Min = 62.5 ms		
VVDI – VDD		Max = 3 s	Max = 23.5 ms		
	$WDR = V_{DD}$	Typ = 2.5 s	Typ = 19.6 ms		
		Min = 2 s	Min = 15.6 ms		

表 7-1. Window-Watchdog Configuration Settings

See $\[\]$ 7-2 to visualize the values named in the table. The upper boundary of the window frame is defined by $t_{boundary}$. $\[\]$ 7-1 describes the upper and lower boundary settings. The device must detect a rising edge at the WDI pin between $t_{boundary,max}$ and $t_{window,min}$ to prevent asserting a reset. The values in $\[\]$ 7-1 are typical and worst case conditions and are valid over the whole temperature range of $\[\]$ 40°C to +125°C.

The shaded areas shown in $\[mathbb{R}\]$ 7-2 are cases where undefined operation may happen. This device may not detect a violation if a WDI pulse occurs within these three shaded areas. The first shaded area addresses the situation of two consecutive rising edges occur within a quick amount of time. The typical time between rising edges should be more than 500 μ s. The second and third shaded areas are defined by the min and max variance of the lower boundary ($t_{boundary}$) and upper boundary (t_{window}). Set the WDI rising edge within the $t_{boundary,max}$ and $t_{window,min}$ for correct operation.




图 7-2. Upper and Lower Boundary Visualization

7.3.2.1 Timing Rules of Window-Watchdog

After the reset of the supervisor is released, the lower boundary of the first WDI window is disabled. However, after the first WDI pulse low-to-high transition is detected, the lower boundary function of the window is enabled. All further WDI pulses must fit into the configured window frame.

The lower boundary of the watchdog window begins with the rising edge of the WDI trigger pulse. At the same time, all internal timers are reset. If an external capacitor is used, the lower boundary is impacted because of the different oscillator frequency. See the #8.2.2.1 section for additional details. Telephone 7-3, especially the shaded boundary area, was prepared in a nonreal ratio scale to better visualize the description.




图 7-3. Timing Diagram

7.3.3 Watchdog Software Considerations

To benefit from the window watchdog feature and help the watchdog timer monitor the software execution more closely, TI recommends that the watchdog be set and reset at different points in the program rather than pulsing the watchdog input periodically by using the prescaler of a microcontroller or DSP. Furthermore, the watchdog trigger pulses should be set to different timings inside the window frame to release a defined reset if the program should hang in any subroutine. This setting allows the window watchdog to detect timeouts of the trigger pulse as well as pulses that distort the lower boundary.

7.4 Device Functional Modes

The functional mode for the TPS3813-Q1 family family of devices is either on or reset. 表 7-2 lists the device truth table.

表 7-2. Device States

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

8.1.1 Lower-Boundary Calculation

The lower boundary can be calculated based on the values listed in the #6.7 table. Additionally, facts must be taken into account to verify that the lower boundary is where it is expected. Because the internal oscillator of the window watchdog is running free, any rising edge at the WDI pin is taken into account at the next internal clock cycle. Accounting for any rising edge at the WDI pin occurs regardless of the external source. Because the shift between internal and external clock is not known, consider the worst-case condition when calculating this value.

& 6-1. Watchdog Lower-Boundary Calculation									
SELECTED OPERATIO	LOWER BOUNDARY OF FRAME								
		$t_{boundary,max} = t_{window,max} / 23.5$							
	WDR = 0 V $t_{boundary,typ} = t_{window,typ} / 25.8$								
WDT = external capacitor $C_{(ext)}$		$t_{boundary,min} = t_{window,min} / 28.7$							
WD1 - external capacitor G _(ext)		$t_{boundary,max} = t_{window,max} / 51.6$							
	WDR = V _{DD}	$t_{boundary,typ} = t_{window,typ} / 64.5$							
		$t_{boundary,min} = t_{window,min} / 92.7$							

表 8-1. Watchdog Lower-Boundary Calculation

8.2 Typical Application

A typical application example (see 8 8-1) is used to describe the function of the watchdog in more detail.




图 8-1. Application Example

8.2.1 Design Requirements

Design requirements include any design parameters that are solely based on the watchdog timing desired by the user. The # 7.3.2 and # 8.2.2 sections describe these timings. Select the TPS3813-Q1 device option based on desired threshold voltage of either 2.5 V, 3 V, 3.3 V, or 5 V.

8.2.2 Detailed Design Procedure

To configure the window watchdog function, two pins are provided by the TPS3813-Q1 family of devices. These pins set the window timeout and ratio.

The window watchdog ratio is a fixed ratio, which determines the lower boundary of the window frame. This ratio can be configured in two different frame sizes.

If the window watchdog ratio pin (WDR) is set to V_{DD} (Position 1 in \boxtimes 8-1) then the lower boundary frame is a value based on a ratio calculation of the overall window timeout size. For the watchdog timeout pin (WDT) connected to GND, the value is a ratio of 1:124.9, for WDT connected to V_{DD} , the value is a ratio of 1:127.7, and for an external capacitor connected to WDT, the value is a ratio of 1:64.5.

If the window watchdog ratio pin (WDR) is set to GND (Position 2) the lower boundary frame is a value based on a ratio calculation of the overall window timeout size. For the watchdog timeout pin (WDT) connected to GND, the value is a ratio of 1:31.8, for WDT connected to V_{DD} the value is a ratio 1:32, and for an external capacitor connected to WDT the value is a ratio of 1:25.8.

The watchdog timeout can be set in two fixed timings of 0.25 s and 2.5 s for the window or can by programmed by connecting a external capacitor with a low leakage current at WDT.

For example, if the watchdog timeout pin (WDT) is connected to V_{DD} , the timeout is 2.5 s. If the window watchdog ratio pin (WDR) is set in this configuration to a ratio of 1:127.7 by connecting the pin to V_{DD} , the lower boundary is 19.6 ms.

8.2.2.1 Programming Window-Watchdog Using an External Capacitor

The upper boundary of the watchdog timer can be set by an external capacitor connected between the WDT pin and GND. Common consumer electronic capacitors can be used to implement this feature. The capacitors that are used should have low ESR and low tolerances because the tolerances must be considered to perform the calculations. The first formula is used to calculate the upper window frame. After calculating the upper window frame, the lower boundary can be calculated. As in the last example, the most important values are the $t_{boundary,max}$ and $t_{window,min}$. The trigger pulse must fit into this window frame.

The external capacitor should have a value between a minimum of 155 pF and a maximum of 63 nF.

$$t_{\text{window,typ}} = \left(\frac{C_{\text{(ext)}}}{15.55 \text{ pF}} + 1\right) \times 6.25 \text{ ms}$$
(2)

表 8-2. Watchdog Upper-Boundary Capacitor Programming

SELECTED OPERA	ATION MODE	WINDOW FRAME			
WDT = external capacitor C _(ext)	WDR = 0 V and WDR = V _{DD}	$t_{window,max} = 1.25 \times t_{window,typ}$			
		$t_{\text{window,min}} = 0.75 \times t_{\text{window,typ}}$			



8.2.3 Application Curve




图 8-2. Supply Current vs Supply Voltage

9 Power Supply Recommendations

TPS3813-Q1 family of devices are designed to operate from an input supply with a voltage range from 2 V to 6 V. Although not required, placing a 0.1- μ F ceramic capacitor close to the V_{DD} pin is good analog design practice.

10 Layout


10.1 Layout Guidelines

Use the following guidelines for proper layout design of the device:

- Place the V_{DD} decoupling capacitor as close to the device as possible.
- Avoid using long traces for the V_{DD} supply node. The V_{DD} capacitor, along with the parasitic inductance from the supply to the capacitor, can cause ringing if the traces are excessive.
- If using a capacitor between the WDT pin and GND pin to program the upper boundary of the window-watchdog, the capacitor must be placed as close to the device as possible.
- Traces for WDR and WDT pins must be short and tight to avoid building up excessive parasitics.



10.2 Layout Example



- A. In this layout example, the WDR pin is tied to VDD and the WDT pin is tied to GND through an external capacitor.
- B. The overall window timeout in this configuration is based on the external capacitor connected to the WDT pin. The formula used to calculate this value can be found in the #8.2.2 section.

In this configuration, the ratio of the frame lower boundary is 1:64.5 (typical) of the overall window timeout size. The maximum and minimum ratios are 1:51.6 and 1:92.7 of the overall window timeout size, respectively.

图 10-1. Device Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

☑ 11-1 shows a legend for reading the complete device name for and TPS3813-Q1 device.




图 11-1. Device Nomenclature



11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- All Window Watchdog Supervisors (SLVA365)
- Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs (SLVA485)
- Disabling the Watchdog Timer for TI's Family of Supervisors (SLVA145)
- Window Watchdog Calculator for TPS3813 Voltage Supervisors (SPRCAG1)

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 9-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3813I50QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PFBI	Samples
TPS3813K33QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PFBQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Sep-2021

OTHER QUALIFIED VERSIONS OF TPS3813-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 17-Feb-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司