

# 带有集成场效应晶体管 (FET) 的 3A 双通道同步降压转换器

查询样片: TPS54394

### 特性

- D-CAP2™ 控制模式
  - 快速瞬态响应
  - 环路补偿无需外部部件
  - 与陶瓷输出电容器兼容
- 宽输入电压范围: 4.5V 至 18V
- 输出电压范围: 0.76V 至 7V
- 针对低占空比应用对高效集成 FET 进行了优化
  - 90mΩ(高侧)和60mΩ(低侧)
- 高初始基准精度
- 在两个通道上支持恒定 3A 电流
- 低侧 r<sub>DS(on)</sub> 低损耗电流感测
- 固定软启动时间: 1ms
- 非灌入预偏置软启动
- 电源正常 (Powergood)
- 700kHz 开关频率
- 逐周期过流限制控制
- 用于过载保护的断续定时器
- 过流限制 (OCL) / 欠压闭锁 (UVLO) / 热关断 (TSD) 保护
- 带有集成式升压 P 通道金属氧化物半导体 (PMOS) 开关的自适应栅极驱动器
- 由于热补偿 r<sub>DS(on)</sub>的值为 4000ppm/℃ , 过流保护 (OCP) 恒定
- 16 引脚散热薄型小外形尺寸封装 (HTSSOP), 16 引脚超薄型四方扁平无引线 (VQFN) 封装
- 自动跳跃 Eco-mode™ 模式,以在轻负载时实现高效率

## 应用范围


- 针对广泛应用的低功耗系统中的负载点调节
  - 数字电视电源
  - 网络互联家庭终端设备
  - 数字机顶盒 (STB)
  - DVD 播放器/刻录机
  - 游戏控制台和其它设备


## 说明

TPS54394 是一款双路、自适应接通时间 D-CAP2™ 模式同步降压转换器。 TPS54394 可帮助系统设计人 员通过一个成本有效的、低组件数量、和低待机电流解 决方案来完成多种终端设备的电源总线调节器集。

TPS54394 的主控制环路采用 D-CAP2™ 模式控制,此控制模式无需外部补偿组件即可提供极快的瞬态响应。 自适应接通时间控制支持更高负载状态下的脉宽调制 (PWM) 模式与轻负载下的 Eco-mode™ 工作模式之间的无缝转换。 Eco-mode™ 使 TPS54394 能够在较轻负载条件下保持高效率。 TPS54394 也能够去适应诸如高分子有机半导体固体电容器 (POSCAP) 或者高分子聚合物电容器 (SP-CAP) 的低等效串联电阻 (ESR),和超低 ESR 陶瓷电容器。 此器件在输入电压为 4.5V 至 18V 之间时提供便捷和有效的运行。

TPS54394 采用 4.4mm x 5mm 16 引脚 TSSOP (PWP) 封装和 4mm x 4mm 16 引脚 VQFN (RSA) 封装,额定环境运行温度范围为 -40°C 至 85°C。





M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup> (3)	ORDERING PART NUMBER	PINS	OUTPUT SUPPLY
	PWP	TPS54394PWPR	16	Tape-and-Reel
–40°C to 85°C	PVVP	TPS54394PWP	16	Tube
-40 C to 65 C	DCA	TPS54394RSAR	16	Tone and Dool
	RSA	TPS54394RSAT	16	Tape-and-Reel

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All packaging options have Cu NIPDAU lead/ball finish.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1) (2)

			VA	LUE	UNIT
			MIN	MAX	
		VIN1, VIN2, EN1, EN2	-0.3	20	
		VBST1, VBST2	-0.3	26	
		VBST1, VBST2 (10ns transient)	-0.3	28	
	Input voltage range	VBST1-SW1 , VBST2-SW2	-0.3	6.5	V
		VFB1, VFB2	-0.3	6.5	
		SW1, SW2	-2	20	
		SW1, SW2 (10ns transient)	-4.5	22	
	Outrot valtage reces	VREG5, PG1, PG2	-0.3	6.5	V
	Output voltage range	PGND1, PGND2	-0.3	0.3	7 V
	Electronic Conference	Human Body Model (HBM)		2	kV
	Electrostatic discharge	Charged Device Model (CDM)		500	V
T <sub>A</sub>	Operating ambient temp	erature range	-40	85	°C
T <sub>STG</sub>	Storage temperature ran	nge	-55	150	°C
TJ	Junction temperature rai	nge	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	TPS	TPS54394				
	THERMAL METRIC	PWP (16) PINS	RSA (16) PINS	UNITS			
$\theta_{JA}$	Junction-to-ambient thermal resistance	41.4	32.8				
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	27.1	35.4				
$\theta_{JB}$	Junction-to-board thermal resistance	20.8	9.9	°C/W			
ΨЈТ	Junction-to-top characterization parameter	1.0	0.4	C/VV			
$\Psi_{JB}$	Junction-to-board characterization parameter	20.6	10.0				
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	2.7	1.6				

<sup>(1)</sup> 有关传统和全新热度量的更多信息,请参阅 IC 封装热度量 应用报告 (文献号:ZHCA543)。

<sup>(2)</sup> All voltages are with respect to IC GND terminal.



## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		VALU	IES	
		MIN	MAX	UNIT
Supply input voltage range	VIN1, VIN2	4.5	18	V
	VBST1, VBST2	-0.1	24	
	VBST1, VBST2 (10ns transient)	-0.1	27	
	VBST1-SW1, VBST2-SW2	-0.1	5.7	
Input voltage range	VFB1, VFB2	-0.1	5.7	V
	EN1, EN2	-0.1	18	
	SW1, SW2	-1.0	18	
	SW1, SW2 (10ns transient)	-4.5	21	
	VREG5, PG1 , PG2	-0.1	5.7	
Output voltage range	PGND1, PGND2	-0.1	0.1	V
	VO1, VO2	0.76	7.0	
Operating free-air temperatu	re	-40	85	°C
Operating Junction Tempera	ture	-40	150	°C

# **ELECTRICAL CHARACTERISTICS**(1)

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT					
I <sub>IN</sub>	VIN supply current	VIN supply current $T_A = 25^{\circ}\text{C}$ , EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V		1200	2000	μΑ
I <sub>VINSDN</sub>	VIN shutdown current	$T_A = 25^{\circ}C$ , EN1 = EN2 = 0 V,		15	20	μΑ
FEEDBAC	K VOLTAGE					
V <sub>VFBTHLx</sub>	VFBx threshold voltage	T <sub>A</sub> = 25°C, CH1 = 3.3 V, CH2 = 1.5 V	758	765	773	mV
TC <sub>VFBx</sub>	Temperature coefficient	On the basis of 25°C <sup>(2)</sup>	-115		115	ppm/°C
I <sub>VFBx</sub>	VFB Input Current	VFBx = 0.8 V, T <sub>A</sub> = 25°C	-0.4	0.2	0.4	μΑ
VREG5 OU	TPUT					
$V_{VREG5}$	VREG5 output voltage	T <sub>A</sub> = 25°C, 6 V < VIN1 < 18 V, I <sub>VREG</sub> = 5 mA		5.5		V
I <sub>VREG5</sub>	Output current	VIN1 = 6 V, VREG5 = 4.0 V, $T_A = 25^{\circ}C^{(2)}$		75		mA
MOSFETs						
r <sub>DS(on)H</sub>	High side switch resistance	$T_A = 25$ °C, VBSTx-SWx = 5.5 V <sup>(2)</sup>		90		mΩ
r <sub>DS(on)L</sub>	Low side switch resistance	$T_A = 25^{\circ}C^{(2)}$		60		mΩ
ON-TIME T	IMER CONTROL				•	
T <sub>ON1</sub>	SW1 On Time	SW1 = 12 V, VO1 = 1.2 V		165		ns
T <sub>ON2</sub>	SW2 On Time	SW2 = 12 V, VO2 = 1.2 V		165		ns
T <sub>OFF1</sub>	SW1 Min off time	$T_A = 25^{\circ}C$ , VFB1 = 0.7 $V^{(2)}$		220		ns
T <sub>OFF2</sub>	SW2 Min off time	$T_A = 25^{\circ}C$ , VFB2 = 0.7 $V^{(2)}$		220		ns
SOFT STA	RT		•		•	
T <sub>SS</sub>	Soft-start time	Internal soft-start time		1.0		ms

<sup>(1)</sup> x means either 1 or 2, that is, VFBx means VFB1 or VFB2.

<sup>(2)</sup> Specified by design. Not production tested.



# ELECTRICAL CHARACTERISTICS(1) (continued)


over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

$T_{PGDLY}  PGx \ delay \ time \qquad \begin{array}{c ccccccccccccccccccccccccccccccccccc$		PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
VPGTH         PGx threshold         PG from higher VOx (going low)         116%           RPG         PGx pull-down resistance         VPGx = 0.5 V         50         75         110         Ω           TPGDLY         PGx delay time         Delay for PGx going high         1.5         ms           Delay for PGx going low         2         μs           TPGCOMPSS         PGx comparator start-up delay         PGx comparator wake-up delay         1.5         ms           UVLO         VREG5 UVLO threshold         VREG5 rising         3.83         V           LOGIC THRESHOLDS         VENH         ENx H-level threshold voltage         2.0         V           Venh         ENx H-level threshold voltage         2.0         V           VENL         ENx L-level threshold voltage         0.4         V           Renx_IN         ENx input resistance         ENx = 12 V         225         450         900         kΩ           CURRENT LIMITS         Joct         Current limit         Lout = 2.2 μH(3)         3.5         4.7         6.5         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)         Wuype         Output UVP trip threshold         measured on VFBx         63% <th>POWER GO</th> <th>OD</th> <th></th> <th>"</th> <th></th> <th>,</th> <th></th>	POWER GO	OD		"		,	
PG from higher VOx (going low)   116%	V	DCv throobold	PG from lower VOx (going high)		84%		
TPGDLY         PGx delay time         Delay for PGx going high Delay for PGx going low         1.5         ms           TPGCOMPSS         PGx comparator start-up delay         PGx comparator wake-up delay         1.5         ms           UVLO           VREG5 UVLO threshold         VREG5 rising Wasteresis         3.83 Wasteresis         V           LOGIC THRESHOLDS           VENH         ENx H-level threshold voltage         2.0 Wasteresis         V           VENL         ENx L-level threshold voltage         0.4 Wasteresis         0.4 Wasteresis           VENL         ENx L-level threshold voltage         ENx = 12 V         225 daso 900 kΩ           CURRENT LIMITS           IOCL         Current limit         LOUT = 2.2 μH(3)         3.5 dara 6.5 A         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)           Vuyp         Output UVP trip threshold         measured on VFBx         63% 68% 73%         Towns           Tuypen         Output UVP delay time         1.5 ms         ms           Tuypen         Output UVP enable delay         1.5 ms         Thermal shutdown threshold           Shutdown temperature (3)         Shutdown temperature (3)         155         °C	V <sub>PGTH</sub>	PGx threshold	PG from higher VOx (going low)		116%		
T <sub>PGDLY</sub> PGx delay time         Delay for PGx going low         2         μs           T <sub>PGCOMPSS</sub> PGx comparator start-up delay         PGx comparator wake-up delay         1.5         ms           UVLO           VREG5 UVLO threshold         VREG5 rising Hysteresis         3.83 Hysteresis         V           LOGIC THRESHOLDS           V <sub>ENH</sub> ENx H-level threshold voltage         2.0         V           V <sub>ENL</sub> ENx L-level threshold voltage         ENx = 12 V         225 450 900 kΩ         VQ           CURRENT LIMITS           I <sub>OCL</sub> Current limit         L <sub>OUT</sub> = 2.2 μH <sup>(3)</sup> 3.5 4.7 6.5 A         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)           V <sub>UVP</sub> Output UVP trip threshold         measured on VFBx         63% 68% 73%         To ms           T <sub>UVPDE</sub> Output UVP enable delay         1.5         ms           THERMAL SHUTDOWN           Shutdown temperature (3)         Shutdown temperature (3)         155         9°C	R <sub>PG</sub>	PGx pull-down resistance	VPGx = 0.5 V	50	75	110	Ω
Delay for PGx going low   2		DO: dalar time	Delay for PGx going high		1.5		ms
UVLO           V_UVREGS         VREG5 UVLO threshold         VREG5 rising         3.83         V           LOGIC THRESHOLDs           VENH         ENx H-level threshold voltage         2.0         V           VENL         ENx L-level threshold voltage         0.4         V           RENX_IN         ENx input resistance         ENx = 12 V         225         450         900         kΩ           CURRENT LIMITS           IOCL         Current limit         LOUT = 2.2 μH <sup>(3)</sup> 3.5         4.7         6.5         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)           VUVP         Output UVP trip threshold         measured on VFBx         63%         68%         73%           TUVPDEL         Output UVP delay time         1.5         ms           TUVPEN         Output UVP enable delay         1.5         ms           THERMAL SHUTDOWN    Shutdown temperature (3)  Shutdown temperature (3)	PGDLY	PGx delay time	Delay for PGx going low		2		μs
V <sub>UVREGS</sub> VREG5 UVLO threshold         VREG5 rising Hysteresis         3.83 0.6         V           LOGIC THRESHOLDS         V         ENx H-level threshold voltage         2.0         V           V <sub>ENL</sub> ENx L-level threshold voltage         0.4         V           R <sub>ENx_IN</sub> ENx input resistance         ENx = 12 V         225         450         900         kΩ           CURRENT LIMITS           I <sub>OCL</sub> Current limit         L <sub>OUT</sub> = 2.2 μH <sup>(3)</sup> 3.5         4.7         6.5         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)           V <sub>UVP</sub> Output UVP trip threshold         measured on VFBx         63% 68% 73%         To ms           T <sub>UVPDEL</sub> Output UVP delay time         1.5         ms           T <sub>UVPDEN</sub> Output UVP enable delay         1.5         ms           THERMAL SHUTDOWN	T <sub>PGCOMPSS</sub>	PGx comparator start-up delay	PGx comparator wake-up delay		1.5		ms
V <sub>UVREGS</sub> VREG5 UVLO threshold         Hysteresis         0.6           LOGIC THRESHOLDs           V <sub>ENH</sub> ENx H-level threshold voltage         2.0         V           V <sub>ENL</sub> ENx L-level threshold voltage         0.4         V           R <sub>ENX,IN</sub> ENx input resistance         ENx = 12 V         225         450         900         kΩ           CURRENT LIMITS           I <sub>OCL</sub> Current limit         L <sub>OUT</sub> = 2.2 μH <sup>(3)</sup> 3.5         4.7         6.5         A           OUTPUT UNDERVOLTAGE PROTECTION (UVP)           V <sub>UVP</sub> Output UVP trip threshold         measured on VFBx         63%         68%         73%           T <sub>UVPDEL</sub> Output UVP delay time         1.5         ms           T <sub>UVPDEN</sub> Output UVP enable delay         1.5         ms           THERMAL SHUTDOWN           Shutdown threshold           Shutdown temperature (3)         155         °C	UVLO						
Hysteresis 0.6  LOGIC THRESHOLDS $V_{ENH}$ ENx H-level threshold voltage 2.0 V $V_{ENL}$ ENx L-level threshold voltage ENx = 12 V 225 450 900 k $\Omega$ CURRENT LIMITS $I_{OCL}$ Current limit LOUT = 2.2 $\mu$ H(3) 3.5 4.7 6.5 A  OUTPUT UNDERVOLTAGE PROTECTION (UVP) $V_{UVP}$ Output UVP trip threshold measured on VFBx 63% 68% 73% TUVPDEL Output UVP delay time 1.5 ms $T_{UVPDEL}$ Output UVP enable delay 1.5 ms  Thermal Shutdown threshold Shutdown threshold Shutdown temperature (3) Shutdown temperature (3)		VDEOF LIVI O three should	VREG5 rising		3.83		
VENH       ENx H-level threshold voltage       2.0       V         VENL       ENx L-level threshold voltage       0.4       V         RENX_IN       ENx input resistance       ENx = 12 V       225       450       900       kΩ         CURRENT LIMITS         IOCL       Current limit $L_{OUT} = 2.2  \mu H^{(3)}$ 3.5       4.7       6.5       A         OUTPUT UNDERVOLTAGE PROTECTION (UVP)         V <sub>UVP</sub> Output UVP trip threshold       measured on VFBx       63%       68%       73%         T <sub>UVPDEL</sub> Output UVP delay time       1.5       ms         T <sub>UVPEN</sub> Output UVP enable delay       1.5       ms         THERMAL SHUTDOWN         Shutdown temperature (3)       155       °C	V <sub>UVREG5</sub>	VREG5 UVLO threshold	Hysteresis		0.6		V
$V_{ENL} \qquad ENx \ L-level threshold voltage \qquad \qquad 0.4 \qquad V$ $R_{ENx\_IN} \qquad ENx \ input \ resistance \qquad ENx = 12 \ V \qquad \qquad 225 \qquad 450 \qquad 900 \qquad k\Omega$ $CURRENT \ LIMITS$ $I_{OCL} \qquad Current \ limit \qquad \qquad L_{OUT} = 2.2 \ \mu H^{(3)} \qquad \qquad 3.5 \qquad 4.7 \qquad 6.5 \qquad A$ $OUTPUT \ UNDERVOLTAGE \ PROTECTION \ (UVP)$ $V_{UVP} \qquad Output \ UVP \ trip \ threshold \qquad measured \ on \ VFBx \qquad \qquad 63\% \qquad 68\% \qquad 73\%$ $T_{UVPDEL} \qquad Output \ UVP \ delay \ time \qquad \qquad \qquad 1.5 \qquad ms$ $T_{UVPEN} \qquad Output \ UVP \ enable \ delay \qquad \qquad 1.5 \qquad ms$ $THERMAL \ SHUTDOWN$ $Shutdown \ temperature^{(3)} \qquad \qquad 155 \qquad ^{\circ}C$	LOGIC THRE	SHOLDs		•			
RENX_IN       ENx input resistance       ENx = 12 V       225       450       900       kΩ         CURRENT LIMITS $I_{OCL}$ Current limit $I_{OUT} = 2.2 \mu H^{(3)}$ 3.5       4.7       6.5       A         OUTPUT UNDERVOLTAGE PROTECTION (UVP) $V_{UVP}$ Output UVP trip threshold       measured on VFBx       63%       68%       73% $I_{UVPDEL}$ Output UVP delay time       1.5       ms $I_{UVPEN}$ Output UVP enable delay       1.5       ms         THERMAL SHUTDOWN         Shutdown temperature (3)       155       °C	V <sub>ENH</sub>	ENx H-level threshold voltage		2.0			V
CURRENT LIMITS $I_{OCL}$ Current limit $I_{OUT} = 2.2  \mu H^{(3)}$ 3.5 4.7 6.5 A  OUTPUT UNDERVOLTAGE PROTECTION (UVP) $V_{UVP}$ Output UVP trip threshold measured on VFBx 63% 68% 73% $I_{UVPDEL}$ Output UVP delay time 1.5 ms $I_{UVPEN}$ Output UVP enable delay 1.5 ms  THERMAL SHUTDOWN  Thermal shutdown threshold Shutdown temperature (3) 155 °C	V <sub>ENL</sub>	ENx L-level threshold voltage				0.4	V
CURRENT LIMITS $I_{OCL}  \text{Current limit} \qquad \qquad L_{OUT} = 2.2 \ \mu\text{H}^{(3)} \qquad \qquad 3.5 \qquad 4.7 \qquad 6.5 \qquad A$ OUTPUT UNDERVOLTAGE PROTECTION (UVP) $V_{UVP}  \text{Output UVP trip threshold} \qquad \text{measured on VFBx} \qquad \qquad 63\% \qquad 68\% \qquad 73\%$ $T_{UVPDEL}  \text{Output UVP delay time} \qquad \qquad \qquad 1.5 \qquad \text{ms}$ $T_{UVPEN}  \text{Output UVP enable delay} \qquad \qquad \qquad 1.5 \qquad \text{ms}$ THERMAL SHUTDOWN $T_{DESCRIPTION TO SHUTDOWN} \qquad \qquad$	R <sub>ENx_IN</sub>	ENx input resistance	ENx = 12 V	225	450	900	kΩ
OUTPUT UNDERVOLTAGE PROTECTION (UVP)       V <sub>UVP</sub> Output UVP trip threshold     measured on VFBx     63% 68% 73%       T <sub>UVPDEL</sub> Output UVP delay time     1.5     ms       T <sub>UVPEN</sub> Output UVP enable delay     1.5     ms       THERMAL SHUTDOWN       Shutdown temperature (3)     155     °C		IMITs		<u>'</u>			
V <sub>UVP</sub> Output UVP trip threshold     measured on VFBx     63%     68%     73%       T <sub>UVPDEL</sub> Output UVP delay time     1.5     ms       T <sub>UVPEN</sub> Output UVP enable delay     1.5     ms       THERMAL SHUTDOWN       Shutdown temperature (3)     155     °C	I <sub>OCL</sub>	Current limit	$L_{OUT} = 2.2 \ \mu H^{(3)}$	3.5	4.7	6.5	Α
T <sub>UVPDEL</sub> Output UVP delay time 1.5 ms T <sub>UVPEN</sub> Output UVP enable delay 1.5 ms  THERMAL SHUTDOWN  Table Thermal shutdown threshold Shutdown temperature (3) 155 °C	OUTPUT UN	DERVOLTAGE PROTECTION (UVP)					
To Thermal shutdown threshold  1.5 ms  Shutdown temperature (3)  1.5 cc.  Shutdown temperature (3)  1.5 cc.	V <sub>UVP</sub>	Output UVP trip threshold	measured on VFBx	63%	68%	73%	
THERMAL SHUTDOWN  Shutdown temperature (3) 155 °C	T <sub>UVPDEL</sub>	Output UVP delay time			1.5		ms
THERMAL SHUTDOWN  Shutdown temperature (3) 155 °C	T <sub>UVPEN</sub>	Output UVP enable delay			1.5		ms
l hermal shutdown threshold		HUTDOWN		·			
Hysteresis <sup>(3)</sup> 25	<b>-</b>	The arread about decree three about	Shutdown temperature (3)		155		۰.۰
	ISD	i nermai shutdown threshold	Hysteresis <sup>(3)</sup>		25		°C.

<sup>(3)</sup> Specified by design. Not production tested.



### **DEVICE INFORMATION**




# PIN FUNCTIONS(1)

	PIN			DECORIDATION
NAME	PWP	RSA	1/0	DESCRIPTION
VIN1	1	3	ı	Power inputs and connects to both high side NFET drains.
VIN2	16	2	I	Supply Input for 5.5 V linear regulator.
VBST1	2	4	I	Supply input for high-side NFET gate drive circuit. Connect 0.1 µF ceramic capacitor
VBST2	15	1	I	between VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx
SW1	3	5	I/O	Switch node connections for both the high-side NFETs and low-side NFETs. Input of
SW2	14	16	I/O	current comparator.
PGND1	4	6	I/O	Cround returns for law side MOSEFTs. Input of surrent comparetor
PGND2	13	15	I/O	Ground returns for low-side MOSFETs. Input of current comparator.
EN1	5	7	I	Fueble Dull High to enable according assurantes
EN2	12	14	ı	Enable. Pull High to enable according converter.
PG1	6	8	0	Open drain power good output. Low means the output voltage of the corresponding
PG2	11	13	0	output is out of regulation.
VFB1	7	9	ı	D CAPO feedback inside Connect to outside the last with resister divides
VFB2	10	12	I	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
GND	8	10	I/O	Signal GND. Connect sensitive SSx and VFBx returns to GND at a single point.
VREG5	9	11	0	Output of 5.5 V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 1 µF. VREG5 is active when ENx is high.
Exposed Thermal Pad	Back side	Back side	I/O	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

<sup>(1)</sup> x means either 1 or 2, that is, VFBx means VFB1 or VFB2.



## **FUNCTIONAL BLOCK DIAGRAM**





#### **OVERVIEW**

The TPS54394 is a 3A/3A dual synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2™ control mode. The fast transient response of D-CAP2™ control reduces the required output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

#### **DETAILED DESCRIPTION**

## **PWM Operation**

The main control loop of the TPS54394 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ control mode. D-CAP2™ control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage, VINx, and the output voltage, VOx, to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAP<sup>TM</sup> control.

#### **PWM Frequency and Adaptive On-Time Control**

TPS54394 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54394 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOx/VINx, the frequency is constant.

#### Auto-Skip Eco-Mode™ Control

The TPS54394 is designed with Auto-Skip Eco-mode<sup>TM</sup> to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the nominal output voltage. The transition point to the light load operation  $I_{Ox(LL)}$  current can be estimated with Equation 1with 700-kHz used as  $f_{SW}$ .

$$I_{Ox(LL)} = \frac{1}{2 \times L1x \times f_{SW}} \times \frac{\left(V_{INx} - V_{Ox}\right) \times V_{Ox}}{V_{INx}}$$
(1)

#### Soft Start and Pre-Biased Soft Start

The TPS54394 has an internal, 1.0ms, soft-start for each channel. When the ENx pin becomes high, an internal DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start up.

The TPS54394 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage, VFBx), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOx) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.



#### **POWERGOOD**

The TPS54394 has power-good outputs that are measured on VFBx. The power-good function is activated after the soft-start has finished. If the output voltage is within 16% of the target voltage, the internal comparator detects the power good state and the power good signal becomes high after 1.5ms delay. During start-up, this internal delay starts after 1.5ms of the UVP Enable delay time to avoid a glitch of the power-good signal. If the feedback voltage goes outside of ±16% of the target value, the power-good signal becomes low after 2µs.

#### **Current Sensing and Over-Current Protection**

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the measurement accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VINx, VOx, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I<sub>OUTx</sub>. If the sensed voltage on the low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is monitored in the same manner.

Important considerations for this type of over-current protection: The load current is one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the over current condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

#### **Undervoltage Protection and Hiccup Mode**

Hiccup mode of operation protects the power supply from being damaged during an over-current fault condition. If the OCL comparator circuit detects an over-current event the output voltage falls. When the feedback voltage falls below 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After counting UVP delay time, the TPS54394 shuts off the power supply for a given time (7x UVP Enable Delay Time) and then tries to re-start the power supply. If the over-load condition has been removed, the power supply starts and operates normally; otherwise, the TPS54394 detects another over-current event and shuts off the power supply again, repeating the previous cycle. Excess heat due to overload lasts for only a short duration in the hiccup cycle, therefore the junction temperature of the power device is much lower.

#### **UVLO Protection**

Under-voltage lock out protection (UVLO) monitors the voltage of the  $V_{REG5}$  pin. When the  $V_{REG5}$  voltage is lower than the UVLO threshold, the TPS54394 shuts down. As soon as the voltage increases above the UVLO threshold, the converter starts again.

#### Thermal Shutdown

TPS54394 monitors its temperature. If the temperature exceeds the threshold value (typically 155°C), the device shuts down. When the temperature falls below the threshold, the IC starts again.

When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is lower than 155°C. As long as VIN1 rises,  $T_J$  must be kept below 110°C.



#### TYPICAL CHARACTERISTICS

One output is enabled unless otherwise noted. V<sub>I</sub> = VIN1 or VIN2. VIN = 12 V, T<sub>A</sub> = 25°C (unless otherwise noted).




Figure 1. Input Current vs Junction Temperature




Figure 3. EN Current vs EN Voltage (VEN=12V)




Figure 5. VO2=1.5V Output Voltage vs Output Current




Figure 2. Input Shutdown Current vs Junction Temperature




Figure 4. VO1=3.3V Output Voltage vs Output Current




Figure 6. VO1=3.3V Output Voltage vs Input Voltage

# TEXAS INSTRUMENTS

# **TYPICAL CHARACTERISTICS (continued)**

One output is enabled unless otherwise noted.  $V_I = VIN1$  or VIN2. VIN = 12 V,  $T_A = 25$ °C (unless otherwise noted).




Figure 7. VO2=1.5V Output Voltage vs Input Voltage




Figure 8. VO1=3.3V, 0A to 3A Load Transient Response




Figure 9. VO2=1.5V, 0A to 3A Load Transient Response






Figure 10. VO1=3.3V, PG



5V, PG Figure 12. VO1=3.3V, Efficiency vs Output Current





# **TYPICAL CHARACTERISTICS (continued)**

One output is enabled unless otherwise noted.  $V_I = VIN1$  or VIN2. VIN = 12 V,  $T_A = 25$ °C (unless otherwise noted).




Figure 13. VO1=3.3V, Efficiency vs Output Current




Figure 15. VO2=1.5V, Efficiency vs Output Current




Figure 17. VO2=1.5V, SW-frequency vs Input Voltage




Figure 14. VO2=1.5V, Efficiency vs Output Current




Figure 16. VO1=3.3V, SW-frequency vs Input Voltage




Figure 18. VO1=3.3V, SW-frequency vs Output Current

# TEXAS INSTRUMENTS

# **TYPICAL CHARACTERISTICS (continued)**

One output is enabled unless otherwise noted. V<sub>I</sub> = VIN1 or VIN2. VIN = 12 V, T<sub>A</sub> = 25°C (unless otherwise noted).




Figure 19. VO2=1.5V, SW-frequency vs Output Current




Figure 20. VO1=3.3V, VO1 Ripple Voltage (I<sub>O1</sub>= 3A)




Figure 21. VO2=1.5V, Ripple Voltage (I<sub>O2</sub>= 3A)




Figure 22. VIN1 Input Voltage Ripple (I<sub>O1</sub>= 3A)




Figure 23. VIN2 Input Voltage Ripple ( $I_{O2}$ = 3A)



#### **DESIGN GUIDE**

## **Step By Step Design Procedure**

To begin the design process, you must know a few application parameters:

- Input voltage range
- Output voltage
- Output current

In all formulas x is used to indicate that they are valid for both converters. For the calculations the estimated switching frequency of 700 kHz is used.




Figure 24. Schematic Diagram for the Design Example

# **Output Voltage Resistors Selection**

The output voltage is set with a resistor divider from the output node to the VFBx pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{Ox}$ .

To improve the efficiency at very light loads consider using larger value resistors, but too high resistance values will be more susceptible to noise and voltage errors due to the VFBx input current will be more noticeable.

$$V_{Ox} = 0.765 \text{ V} \times \left(1 + \frac{\text{R1x}}{\text{R2x}}\right) \tag{2}$$

### **Output Filter Selection**

The output filter used with the TPS54394 is an LC circuit. This LC filter has double pole at:

$$F_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(3)



At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS545394. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a −40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to −20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

**Table 1. Recommended Component Values** 

OUTPUT VOLTAGE (V)	R1x (kΩ)	R2x (kΩ)	Cffx (pF) <sup>(1)</sup>	L1x (µH)	C2x (µF)
1	6.81	22.1		1.5 - 2.2	20 - 68
1.05	8.25	22.1		1.5 - 2.2	20 - 68
1.2	12.7	22.1		1.5 - 2.2	20 - 68
1.5	21.5	22.1		1.5 - 2.2	20 - 68
1.8	30.1	22.1	5 - 22	2.2 - 3.3	20 - 68
2.5	49.9	22.1	5 - 22	2.2 - 3.3	20 - 68
3.3	73.2	22.1	5 - 22	2.2 - 3.3	20 - 68
5	124	22.1	5 - 22	4.7	20 - 68
6.5	165	22.1	5 - 22	4.7	20 - 68

#### (1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (Cff) in parallel with R1.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

For the calculations, use 700 kHz as the switching frequency, f<sub>SW</sub>. Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$\Delta I_{L1x} = \frac{V_{Ox}}{V_{INx(MAX)}} \times \frac{V_{INx(MAX)} - V_{Ox}}{L1x \times f_{SW}}$$
(4)

$$I_{Lpeakx} = I_{Ox} + \frac{\Delta I_L}{2}$$
 (5)

$$I_{LOX(RMS)} = \sqrt{I_{OX}^2 + \frac{1}{12}\Delta I_L^2}$$
 (6)

For the above design example, the calculated peak current is 3.46 A and the calculated RMS current is 3.01 A for VO1. The inductor used is a TDK CLF7045-2R2N with a rated current of 5.5A based on the inductance change and of 4.3A based on the temperature rise.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54394 is intended for use with ceramic or other low ESR capacitors. The recommended value range is from 20μF to 68μF. Use Equation 7 to determine the required RMS current rating for the output capacitor(s).

$$I_{COx(RMS)} = \frac{V_{Ox} \times (V_{INx} - V_{Ox})}{\sqrt{12} \times V_{INx} \times L_{Ox} \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22 $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.19A and each output capacitor is rated for 4A.



## **Input Capacitor Selection**

The TPS54394 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor of or above 10µF is recommended for the decoupling capacitor. Additionally, 0.1 µF ceramic capacitors from pin 1 and Pin 16 to ground are recommended to improve the stability and reduce the SWx node overshoots. The capacitors voltage rating needs to be greater than the maximum input voltage.

## **Bootstrap Capacitor Selection**

A 0.1 µF ceramic capacitors must be connected between the VBSTx and SWx pins for proper operation. It is recommended to use ceramic capacitors with a dielectric of X5R or better.

## **VREG5 Capacitor Selection**

A 1  $\mu F$  ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. It is recommended to use a ceramic capacitor with a dielectric of X5R or better.

#### Thermal Information

This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB is used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to the Technical Brief, *PowerPAD™ Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD™ Made Easy*, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 25. Thermal Pad Dimensions

### **Layout Considerations**

- 1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal pad.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching currents to flow under the device.
- 6. Keep the pattern lines for VINx and PGNDx broad.



- 7. Exposed pad of device must be soldered to PGND.
- 8. VREG5 capacitor should be placed near the device, and connected to GND.
- 9. Output capacitors should be connected with a broad pattern to the PGND.
- 10. Voltage feedback loops should be as short as possible, and preferably with ground shields.
- 11. Kelvin connections should be brought from the output to the feedback pin of the device.
- 12. Providing sufficient vias is preferable for VIN, SW and PGND connections.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. VIN Capacitor should be placed as near as possible to the device.



# ○ Via to GND Plane

- Blue parts can be placed on the bottom side
- Connect the SWx pins through another layer with the inductor (yellow line)

Figure 26. TPS54394 Layout






Figure 27. RSA Package Layout



# **REVISION HISTORY**

С	hanges from Original (June 2012) to Revision A Page
•	已在特性和说明中添加 16 引脚 VQFN
•	Added the RSA 16 pin package to the Ordering Information table
•	Added the RSA package to the Thermal Information table
•	Added the RSA 16 pin package pinout image, pin names and functions to the DEVICE INFORMATION section 5
•	Added Figure 27
С	
	hanges from Revision A (May 2013) to Revision B Page
•	hanges from Revision A (May 2013) to Revision B  Changed the Abs Max Ratings table Input Voltage for SW1, SW2 (10ns transient) From: MIN = -0.3 V To: -4.5 V
•	
•	Changed the Abs Max Ratings table Input Voltage for SW1, SW2 (10ns transient) From: MIN = -0.3 V To: -4.5 V

www.ti.com 28-Oct-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54394PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54394	Samples
TPS54394PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54394	Samples
TPS54394RSAR	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS 54394	Samples
TPS54394RSAT	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS 54394	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 28-Oct-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54394PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54394RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS54394RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 5-Dec-2023



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS54394PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	
TPS54394RSAR	QFN	RSA	16	3000	346.0	346.0	33.0	
TPS54394RSAT	QFN	RSA	16	250	182.0	182.0	20.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54394PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

# RSA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司