





TPS92642-Q1 SLUSE50 – NOVEMBER 2023

## TPS92642-Q1 Automotive Synchronous Buck Infrared LED Driver

### 1 Features

Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications
  - Grade 1: -40°C to 125°C ambient operating temperature
  - Device HBM classification level H1C
  - Device CDM classification level C5
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Input voltage range: 5.5 V to 36 V
  - Operation down to 5.15 V after start-up
- Up to 5-A pulsed output current with 4% accuracy
- Adaptive on-time current control
  - Low offset high-side current sense amplifier
  - Stable with any combination of ceramic, and aluminum capacitors
- Programmable switching frequency from 100 kHz to 2.2 MHz
- Advanced dimming operation
  - 1000:1 precision PWM dimming
  - 15:1 precision analog dimming
- Internal maximum duty cycle limit
- Cycle-by-cycle switch overcurrent protection
- Open-drain fault indicator output
  - LED short circuit, open circuit and cable harness fault indication
- Thermal shutdown protection

### 2 Applications

- Driver Monitoring Systems (DMS)
- IR LED and laser driver

### **3 Description**

The TPS92642-Q1 is a monolithic, synchronous Buck LED driver with a wide 5.5-V to 36-V operating input voltage range and 40-V tolerance that supports load dump for duration of 400 ms. The TPS92642-Q1 implements an adaptive on-time average current mode control based on inductor valley current detection. The adaptive on-time control provides near constant switching frequency that can be set between 100 kHz and 2.2 MHz. Inductor current sensing and closed-loop feedback enables better than  $\pm 4\%$  accuracy over wide input, output and ambient temperature.

The high-performance infrared LED driver can independently modulate LED current using both analog or PWM dimming techniques. Linear analog dimming range with over 15:1 range is obtained by setting the IADJ voltage. PWM dimming of

LED current is achieved by directly modulating the UDIM input pin with desired duty cycle. The device incorporates an internal pulse monitoring circuit that limits the maximum pulse duty cycle.


The TPS92642-Q1 incorporates advanced diagnostic and fault protection featuring: cycle-by-cycle switch current limit, bootstrap undervoltage, LED open, LED short and thermal shutdown.

The TPS92642-Q1 is available in a 6.6-mm  $\times$  5.1-mm thermally-enhanced 16-pin HTSSOP package with 0.65-mm lead pitch.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS92642-Q1	HTSSOP (16)	6.60 mm × 5.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



### **Typical Buck LED Driver Application Schematic**



#### **LED Pulse Limit**

Ch1: UDIM input

Ch2: PLMT voltage Ch4: LED current

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.




### **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	5
5.4 Thermal Information	5
5.5 Electrical Characteristics	<mark>6</mark>
5.6 Typical Characteristics	<mark>8</mark>
6 Detailed Description	10
6.1 Overview	
6.2 Functional Block Diagram	
6.3 Feature Description.	
-	

6.4 Device Functional Modes	25
7 Application and Implementation	26
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	35
7.4 Layout	35
8 Device and Documentation Support	
8.1 Receiving Notification of Documentation Updates.	37
8.2 Support Resources	37
8.3 Trademarks	37
8.4 Electrostatic Discharge Caution	37
8.5 Glossary	
9 Revision History	37
10 Mechanical, Packaging, and Orderable	
Information	38



### **4** Pin Configuration and Functions





PIN		- I/O	DESCRIPTION		
NO.	NAME	- "'O	DESCRIPTION		
7	AGND	_	Analog ground. Return for the internal voltage reference and analog circuit. Connect to circuit ground, GND, to complete return path.		
3	BST	I	Supply input for high-side MOSFET gate drive circuit. Connect a ceramic capacitor between BST and SW pins. An internal diode is connected between VCC and BST pins.		
6	COMP	0	Output of internal transconductance error amplifier. Connect an integral compensation network to ensure stability.		
10	CSN	I	Negative input (–) of internal rail-to-rail transconductance error amplifier. Connect directly to the negative node of the LED current sense resistor, R <sub>CS</sub> .		
11	CSP	I	Positive input (+) of internal rail-to-rail transconductance error amplifier. Connect directly to the positive node of the LED current sense resistor, $R_{CS}$ .		
9	FLT	0	Open-drain fault indicator. Connect to VCC with a resistor to create an active low fault signal output.		
5	IADJ	I	Analog adjust input. Input below 100 mV disables the output. The analog input can be varied between 140 mV to 2.4 V to set current reference from 10 mV to 175 mV. Connect a $0.1$ - $\mu$ F capacitor from pin to AGND.		
16	PGND	_	Ground returns for low-side MOSFETs		
8	PLMT	I	Pulse limit pin. Connect a capacitor from the PLMT pin to GND to set minimum period allowed of the external PWM pulse.		
13	RON	I	On-time programming pin. Connect a resistor to VIN based on the desired pseudo-fixed switching frequency.		
1,2	SW	I	Switching output of the regulator. Internally connected to both power MOSFETs. Connect to the power inductor.		
12	UDIM	1	Undervoltage lockout and external PWM dimming input. Connect to VIN through a resistor divider to implement input undervoltage protection. Diode couple external PWM signal to enable dimming. Do not float.		
4	VCC	0	VCC bias supply pin. Locally decouple to AGND using a 2.2- $\mu$ F to 4.7- $\mu$ F ceramic capacitor located close to the controller.		
14,15	VIN		Power input and connection to high-side MOSFET drain node. Connect to the power supply and bypass capacitors $C_{IN}$ . The path from the VIN pin to the high frequency bypass capacitor and PGND must be as short as possible.		
PowerPA	D	_	The AGND and PGND pin must be connected to the exposed PowerPAD for proper operation. This PowerPAD must be connected to PCB ground plane using multiple vias for good thermal performance.		

### Table 4-1. Pin Functions



### **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input \ (altaga	V <sub>IN</sub>	-0.3	36	V
Input Voltage	V <sub>IN</sub> (< 400 ms)		40	V
Bias supply voltage, VCC	V <sub>vcc</sub>	-0.3	5.5	V
Boot voltage,	BST to SW	-0.3	5.5	V
BST	BST to GND	-0.3	41.5	V
	V <sub>SW</sub> to GND	-0.5	36	V
Switch node voltage	V <sub>SW</sub> to GND (< 400 ms)	-0.5	40	V
voltage	V <sub>SW</sub> to GND (< 10 ns)	-3.5	40	V
	CSP, CSN	-0.5	36	V
	RON	-0.1	36	V
	I <sub>RON</sub>		500	μA
Inputs	V <sub>(CSP-CSN)</sub>	-0.3	0.3	mV
	UDIM to GND	-0.3	V <sub>VIN</sub>	V
	IADJ	-0.1	5.5	V
	COMP, PLMT	-0.3	5.5	V
Outputs	FLT	-0.3	20	V
Oneverd	PGND to AGND	-0.5	0.5	V
Ground	PGND to AGND (< 10 ns)	-3.5	3.5	V
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-40	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins (SW, DLMT, FLT and PGND)	±750	v
		AEC Q100-011	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>VIN</sub>	Input Voltage	5.5	36	V
V <sub>(CSP-CSN)</sub>	Sensed inductor current ripple voltage	10		mV
dV <sub>CSP</sub> /dt	CSP slew-rate		10	V/µs
I <sub>LED</sub>	LED Current (Pulse < 4 ms)		5	А
V <sub>UDIM</sub>	Digital PWM Input	-0.3	V <sub>VIN</sub>	
FLT	Fault Output	-0.3	18	
f <sub>SW</sub>	Switching Frequency	400	2200	kHz
T <sub>A</sub>	Ambient temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C

### **5.4 Thermal Information**

		DEVICE	
	THERMAL METRIC <sup>(1)</sup>	PKG (HTSSOP)	UNIT
		PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	24.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	19.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### **5.5 Electrical Characteristics**

 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ V}_{\text{IN}} = 14\text{V}, \text{ V}_{\text{UDIM}} = 5\text{V}, \text{ V}_{\text{IADJ}} = 2.1\text{V}, \text{ C}_{\text{VCC}} = 2.2\mu\text{F}, \text{ C}_{\text{BST}} = 1\text{nF}, \text{ C}_{\text{COMP}} = 1\text{nF}, \text{ R}_{\text{CS}} = 100\text{m}\Omega, \text{ R}_{\text{ON}} = 401\text{k}\Omega, \text{ , } \text{ C}_{\text{PLMT}} = 680\text{nF}, \text{ f}_{\text{SW}} = 200\text{ kHz}$ 

ional,, oplin		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA			./			0.017
V <sub>DO</sub>	LDO dropout voltage	I <sub>VCC</sub> = 20 mA, V <sub>VIN</sub> = 5 V		315		mV
I <sub>SW</sub>	Input switching current			10	17.6	mA
I <sub>OP</sub>	Input operating current	Not switching, V <sub>IADJ</sub> = V <sub>VCC</sub>		2	4	mA
BIAS SUPPLY		Not Switching, VIADJ VVCC		<u> </u>		110.3
VCC <sub>(UVLO-RISE)</sub>		VCC rising threshold, V <sub>VIN</sub> = 8 V		4.40	4.58	V
VCC <sub>(UVLO-FALL)</sub>	Falling threshold	VCC falling threshold, $V_{VIN} = 8 V$	3.9	4.2	4.00	V
VCC <sub>(UVLO-HYS)</sub>		Hysteresis	0.0	200		mV
VCC <sub>(UVLO-HYS)</sub>	Regulation voltage	No Load	4.75	5.00	5.25	V
	Supply current Limit		4.75	56	76	mA
	11.7	V <sub>VCC</sub> = 0 V	40		70	ША
HIGH-SIDE FE		100		05	100	
R <sub>DS(ON-HS)</sub>	High-side MOSFET on resistance	I <sub>LED</sub> = 100 mA	0.04	65	130	mΩ
V <sub>BST(UV)</sub>	Bootstrap gate drive UVLO	V <sub>(BST-SW)</sub> rising	3.24	3.4	3.54	V
V <sub>BST(HYS)</sub>	Bootstrap gate drive UVLO hysteresis	Hysteresis	175	207	240	mV
I <sub>Q(BST)</sub>	Bootstrap pin quiescent current	$V_{SW} = 0V, V_{UDIM} = 0V, V_{BOOT} = 5V$	215	280	350	μA
LOW-SIDE FET	r (SW)					
R <sub>DS(ON-LS)</sub>	Low-side MOSFET on resistance	I <sub>LED</sub> = 100 mA		67	130	mΩ
HIGH SIDE FE						
I <sub>LIM(HS)</sub>	High-side current limit threshold		6.1	8.6	10.3	А
t <sub>(HS-BLANK)</sub>	High-side current sense blanking period			60		ns
LOW SIDE FET	CURRENT LIMIT					
I <sub>SINK(LS)</sub>	Sinking current limit		2.0	3.2	4.3	А
t <sub>BLANK</sub>	Blanking time			71		ns
ERROR AMPL	IFIER (CSP, CSN, COMP)					
N/		$V_{IADJ} = V_{CC}, V_{CSP} = 3 V, I_{COMP} = 0 V$	168	175	182	mV
V <sub>(CSP-CSN)</sub>	Current sense threshold	V <sub>IADJ</sub> = 2.1 V, V <sub>CSP</sub> = 3 V, I <sub>COMP</sub> = 0 V		150		mV
I <sub>CSP</sub>	CSP bias current	V <sub>IADJ</sub> = 150 mV		10		μA
g <sub>м</sub>	Transconductance			450		μA/V
I <sub>COMP(SRC)</sub>	COMP current source capacity	V <sub>IADJ</sub> = 2.5 V, V <sub>(CSP-CSN)</sub> = 0 V		200		μA
I <sub>COMP(SINK)</sub>	COMP current sink capacity	V <sub>IADJ</sub> = 150 mV, V <sub>(CSP-CSN)</sub> = 300 mV		140		μA
V <sub>COMP(RISE)</sub>	COMP startup threshold	Rising		2.45		V
V <sub>COMP(HYS</sub> )	COMP startup comparator hysteresis	-		440		mV
EA <sub>(BW)</sub>	Bandwidth	Unity gain bandwidth		3		MHz
I <sub>COMP(LKG)</sub>	Comp leakage current	$V_{\text{UDIM}} = 0 \text{ V}$		2.5		nA
V <sub>COMP(RST)</sub>	COMP pin reset voltage	V <sub>VCC</sub> dropping from 5 V to 0 V		100		mV
R <sub>COMP(DCH)</sub>	COMP discharge FET resistance			230		Ω
V <sub>COMP(OV)</sub>	COMP overvoltage protection threshold		2.9	3.2		V
	COMP overvoltage protection		2.3	0.2		v
V <sub>COMP(OV-HYS)</sub>	hysteresis			60		mV
Veerouser	Output short circuit detection threshold	Falling		1.5		V
V <sub>CSP(SHORT)</sub>		Rising		1.6		V



RepLMT(D)         PLMT Discharge Resistor         48           VPLMT(DIS)         PLMT Discharge Resistor         2.340         2.439         2           VPLMT(PK)         PLMT Peak Voltage         786         819         786           FAULT INDICATION (nFLT)         Fault pin pull-down resistance         I <sub>FLT</sub> = 20 mA         2.5         7           R(FLT)         Fault pin pull-down resistance         I <sub>FLT</sub> = 20 mA         5.5         5           Toc         Hiccup retry delay time         2.0         5.5         5           Tuc(BLANK)         Undercurrent reporting blanking period         20         20           IFLT(LKG)         Fault pin leakage current         5         5		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{U,D,U(DIS)} \begin{tabular}{ c c c c } \hline Usable threshold voltage & Rising & 133 \\ \hline V_{U,D,U(DIS)} \begin{tabular}{ c c c c c } \hline Usable threshold voltage & Falling & 100 \\ \hline VALLEY CURRENT COMPARTOR & & & & & & & & & & & & & & & & & & &$	ANALOG ADJ	UST INPUT (IADJ)	· · · · ·				
VIAD.JUDIS)         Disable threshold voltage         Falling         100           VALLEY CURRENT COMPARATOR          50           ValleY CURRENT COMPARATOR          65           ValleY         V(csp-csN) falling to gate rising delay          65           ON-TIME GENERATOR (RON)         Minimum on-time          85         101           tony         Minimum on-time          85         101           tony         Programmed on-time          V/IN = 14 V, V_{CSP = 5 V, RoN = 35 kΩ         336           V_VIN = 10 V, V_{CSP = 8 V, RoN = 35 kΩ         336         V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95           MINIMUM OFF-TIME          V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95           VVIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95         V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         3.55           MINIMUM OFF-TIME           V/VIN = 10 V, V_{CSP = 8 V, RON = 400 kΩ         0.95           VUNIN = 10 V, V_{CSP = 8 V, RON = 400 kΩ         0.95         75         76         120           VUIN = 00 V, VCOMP = 2.5 V         6.5         10         120         120           VUDIM(EN,RISE)         UDIM source current (UVLO Inysteresis)         V/UDM resistand failin	/IADJ(CLAMP)	IADJ internal clamp voltage			2.45		V
VIAD.JUDIS)         Disable threshold voltage         Falling         100           VALLEY CURRENT COMPARATOR          50           ValleY CURRENT COMPARATOR          65           ValleY         V(csp-csN) falling to gate rising delay          65           ON-TIME GENERATOR (RON)         Minimum on-time          85         101           tony         Minimum on-time          85         101           tony         Programmed on-time          V/IN = 14 V, V_{CSP = 5 V, RoN = 35 kΩ         336           V_VIN = 10 V, V_{CSP = 8 V, RoN = 35 kΩ         336         V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95           MINIMUM OFF-TIME          V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95           VVIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         0.95         V/VIN = 10 V, V_{CSP = 8 V, RoN = 400 kΩ         3.55           MINIMUM OFF-TIME           V/VIN = 10 V, V_{CSP = 8 V, RON = 400 kΩ         0.95           VUNIN = 10 V, V_{CSP = 8 V, RON = 400 kΩ         0.95         75         76         120           VUIN = 00 V, VCOMP = 2.5 V         6.5         10         120         120           VUDIM(EN,RISE)         UDIM source current (UVLO Inysteresis)         V/UDM resistand failin	/IADJ(DIS)	Disable threshold voltage	Rising		133		mV
$g_{M(LV)}$ Level shift amplifier transconductance50 $t_{DEL}$ $V_{(CSP-CSN)}$ falling to gate rising delay65ON-TIME GENERATOR (RON)100 $t_{ON}$ Minimum on-time85 $Programmed on-time$ $V_{VIN} = 14 V, V_{CSP} = 5 V, R_{ON} = 35 k\Omegat_{ON}Programmed on-timeV_{VIN} = 14 V, V_{CSP} = 8 V, R_{ON} = 35 k\OmegaV_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega0.95V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega3.55MINIMUM OFF-TIMEV_{(CSP-CSN)} = 0 V, VCOMP = 2.5 Vt_{OFF(MIN)}Minimum off-timeV_{(CSP-CSN)} = 0 V, VCOMP = 2.5 VR_{OM}0.01M source current (UVLO hysteresis)V_{UDIM} > 2.45 VV_{UDM(EN,RISE)}UDIdervoltage lockout rising thresholdV_{UDM} failingU_{UDM(RINE)}UDIM to SW pin rising delay1200U_{UDM(RINE)}UDIM to SW pin rising delay1200U_{UDM(RINE)}UDIM to SW pin rising delay105DUTY CYCLE LIMITPLMT Pull-Up Resistor19.222.7R_{PLMT(PD)}PLMT Pull-Up Resistor48V_{PLMT(VAL)}PLMT Valley Voltage786819FAULT INDICATION (rFLT)FAULT INDICATION (rFLT)20T_{C(CBLANK)}Undercurrent reporting blanking period20I_{FT(LKG)}Fault pin leakage current20I_{FT(LKG)}Fault pin leakage current20I_{FT(LKG)}Fault pin leakage current20$		Disable threshold voltage	Falling		100		mV
Number         V <sub>(CSP-CSN)</sub> falling to gate rising delay         65           ON-TIME GENERATOR (RON)         65           ON-TIME GENERATOR (RON)         85         101           ton(MIN)         Minimum on-time         85         101           ton(MIN)         Programmed on-time         85         101           V <sub>VIN</sub> = 14 V, V <sub>CSP</sub> = 5 V, R <sub>ON</sub> = 35 kΩ         336           V <sub>VIN</sub> = 14 V, V <sub>CSP</sub> = 8 V, R <sub>ON</sub> = 35 kΩ         336           Winimum off-time         V <sub>VIN</sub> = 14 V, V <sub>CSP</sub> = 8 V, R <sub>ON</sub> = 400 kΩ         0.95           WINIMUM OFF-TIME         V <sub>VIN</sub> = 10 V, V <sub>CSP</sub> = 8 V, R <sub>ON</sub> = 400 kΩ         3.55           MINIMUM off-time         V <sub>(CSP-CSN)</sub> = 0 V, VCOMP = 2.5 V         63         78           PWM DIMMING and PROGRAMMABLE UVLO INPUT (UDIM)         VUDIM Source current (UVLO hysteresis)         V <sub>UDIM</sub> > 2.45 V         6.5         10           V <sub>UDIMENERALL</sub> Undervoltage lockout rising threshold         V <sub>UDIM</sub> rising         1.22         V <sub>UDIM</sub> V <sub>UDIMENERALL</sub> UDIM to SW pin rising delay         105         1120         1200           V <sub>UDIMENERALL</sub> UDIM pin SW pin falling delay         105         105         105           DUTY CYCLE LIMIT         ReLMT(PD)         PLMT Pull-Do Resistor         75.0         91.8         <	ALLEY CUR	RENT COMPARATOR					
	ĴM(LV)	Level shift amplifier transconductance			50		μA/V
	DEL	V <sub>(CSP-CSN)</sub> falling to gate rising delay			65		ns
$\begin{tabular}{ c c c c } \hline \end{tabular}{c c c c c c } \hline \end{tabular} V_{VIN} = 14 V, V_{CSP} = 5 V, R_{ON} = 35 k\Omega & 150 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 35 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline \end{tabular} V_{VID} V_{VIN} = 10 V, V_{CSP} = 2 V & 6.5 & 10 \\ \hline \end{tabular} V_{VID} V_{VIN} = 10 V, V_{CSP} = 2 V & 6.5 & 10 \\ \hline \end{tabular} V_{VID} V_{VIN} = 10 V, V_{CSP} = 2 V & 6.5 & 10 \\ \hline \end{tabular} V_{VID} V_{VID} = 0 V, VCOMP = 2.5 V & 6.5 & 10 \\ \hline \end{tabular} V_{VID} V_{VID} = 0 V, VCOMP = 2.5 V & 6.5 & 10 \\ \hline \end{tabular} V_{VID} V_{VID} = 0 V, VOIM to SW pin rising delay & 0.001 M to SW pin rising delay & 0.001 M to SW pin rising delay & 105 \\ \hline \end{tabular} DUTY CYCLE LIMT & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	ON-TIME GEN	ERATOR (RON)					
$t_{ON} \qquad \begin{array}{c c c c c } \hline V_{VIN} = 10 \ V, \ V_{CSP} = 8 \ V, \ R_{ON} = 35 \ K\Omega & 336 \\ \hline V_{VIN} = 14 \ V, \ V_{CSP} = 3 \ V, \ R_{ON} = 400 \ K\Omega & 0.95 \\ \hline V_{VIN} = 10 \ V, \ V_{CSP} = 8 \ V, \ R_{ON} = 400 \ K\Omega & 3.55 \\ \hline \end{tabular}$	ON(MIN)	Minimum on-time		85	101	117	ns
	. ,		$V_{VIN}$ = 14 V, $V_{CSP}$ = 5 V, $R_{ON}$ = 35 k $\Omega$		150		ns
$\begin{tabular}{ c c c c } \hline V_{VIN} = 14 V, V_{CSP} = 3 V, R_{ON} = 400 k\Omega & 0.95 \\ \hline V_{VIN} = 10 V, V_{CSP} = 8 V, R_{ON} = 400 k\Omega & 3.55 \\ \hline \end{tabular}$			V <sub>VIN</sub> = 10 V, V <sub>CSP</sub> = 8 V, R <sub>ON</sub> = 35 kΩ		336		ns
MINIMUM OFF-TIME $t_{OFF(MIN)}$ Minimum off-time $V_{(CSP-CSN)} = 0 V, VCOMP = 2.5 V$ 6378PWM DIMMING and PROGRAMMABLE UVLO INPUT (UDIM) $I_{UDIM(DO)}$ UDIM source current (UVLO hysteresis) $V_{UDIM} > 2.45 V$ 6.510 $V_{UDIM(EN,RISE)}$ Undervoltage lockout rising threshold $V_{UDIM} > 2.45 V$ 6.510 $V_{UDIM(EN,RISE)}$ Undervoltage lockout falling threshold $V_{UDIM}$ rising1.22 $V_{UDIM(RISE)}$ UDIM to SW pin rising delay1001200 $U_{UDIM(RISE)}$ UDIM to SW pin falling delay1051200DUTY CYCLE LIMITT105105RPLMT(PU)PLMT Pull-Up Resistor75.091.8 $R_{PLMT(PD)}$ PLMT Pull-Down Resistor75.091.8 $R_{PLMT(DIS)}$ PLMT Discharge Resistor48 $V_{PLMT(VAL)}$ PLMT Valley Voltage786819FAULT INDICATION (nFLT)T5.57 $T_{CG}$ Hiccup retry delay time5.55 $T_{UC(BLANK)}$ Undercurrent reporting blanking period20 $I_{FLT}(LKG)$ Fault pin leakage current20 $I_{FLT}(LKG)$ Fault pin leakage current20	ON	Programmed on-time	V <sub>VIN</sub> = 14 V, V <sub>CSP</sub> = 3 V, R <sub>ON</sub> = 400 kΩ		0.95		μs
toFF(MIN)Minimum off-time $V_{(CSP-CSN)} = 0 V, VCOMP = 2.5 V$ 6378PWM DIMMING and PROGRAMMABLE UVLO INPUT UUIN $Iu_{DIM(O)$ UDIM source current (UVLO hysteresis) $V_{UDIM} > 2.45 V$ 6.510 $V_{UDIM(EN,RISE)}$ Undervoltage lockout rising threshold $V_{UDIM}$ rising1.22 $V_{UDIM(EN,RISE)}$ Undervoltage lockout falling threshold $V_{UDIM}$ falling1.0751.120 $U_{UDIM(RISE)}$ UDIM to SW pin rising delay100105DUTY CYCLEUDIM pin SW pin falling delay105105DUTY CYCLE LIMITPLMT Pull-Up Resistor19.222.7 $R_{PLMT(PU)}$ PLMT Pull-Down Resistor75.091.8 $R_{PLMT(PD)}$ PLMT Pull-Down Resistor48 $V_{PLMT(PK)}$ PLMT Peak Voltage2.3402.439 $V_{PLMT(PK)}$ PLMT Valley Voltage786819FAULT INDICATION (nFLT)Fault pin pull-down resistance $I_{FLT} = 20 \text{ mA}$ 2.5 $T_{CC}$ Hiccup retry delay time5.55.5 $T_{UC(BLANK)}$ Undercurrent reporting blanking period20 $I_{FTT}(KS)$ Fault pin leakage current20 $I_{FTT}(KS)$ Fault pin leakage current20			V <sub>VIN</sub> = 10 V, V <sub>CSP</sub> = 8 V, R <sub>ON</sub> = 400 kΩ		3.55		μs
PWM DIMMING and PROGRAMMABLE UVLO INPUT (UDIM)         IuDIM(DO)       UDIM source current (UVLO hysteresis)       VuDIM > 2.45 V       6.5       10         VuDIM(EN,RISE)       Undervoltage lockout rising threshold       VuDIM rising       1.22         VUDIM(EN,RISE)       Undervoltage lockout falling threshold       VuDIM falling       1.075       1.120         tudim(EN,FALL)       Undervoltage lockout falling threshold       VuDIM falling       1.075       1.120         tudim(EN,FALL)       UDIM to SW pin rising delay       105       100       1200         tudim(EN,FALL)       UDIM pin SW pin falling delay       105       105         DUTY CYCLE LIMIT       19.2       22.7       RPLMT(PU)       PLMT Pull-Up Resistor       19.2       22.7         RPLMT(PD)       PLMT Pull-Down Resistor       75.0       91.8       48         VPLMT(PK)       PLMT Pull-Down Resistor       48       48         VPLMT(VAL)       PLMT Peak Voltage       786       819         FAULT INDICATION (nFLT)       786       819       5.5         TuC(BLANK)       Undercurrent reporting blanking period       20       20         IFT(LKG)       Fault pin leakage current       20       20         IFT(LKG)       Fault pin leakage current </td <td></td> <td>-TIME</td> <td>· · · · · ·</td> <td></td> <td></td> <td></td> <td></td>		-TIME	· · · · · ·				
IuDIM(DO)UDIM source current (UVLO hysteresis) $V_{UDIM} > 2.45 V$ 6.510 $V_{UDIM(EN,RISE)}$ Undervoltage lockout rising threshold $V_{UDIM}$ rising1.22 $V_{UDIM(EN,FALL)}$ Undervoltage lockout falling threshold $V_{UDIM}$ falling1.0751.120 $t_{UDIM(RISE)}$ UDIM to SW pin rising delay100100100 $t_{UDIM(FALL)}$ UDIM pin SW pin falling delay100105DUTY CYCLE LINIT $R_{PLMT(PU)$ PLMT Pull-Up Resistor19.222.7 $R_{PLMT(PD)}$ PLMT Pull-Down Resistor75.091.8 $R_{PLMT(PD)}$ PLMT Discharge Resistor4848 $V_{PLMT(PK)}$ PLMT Peak Voltage2.3402.4392 $V_{PLMT(PK)$ PLMT Valley Voltage7868195.5 $T_{OC}$ Hiccup retry delay time5.55.55.5 $T_{UC(BLANK)}$ Undercurrent reporting blanking period2020IFLT(LKG)Fault pin leakage current2020	OFF(MIN)	Minimum off-time	V <sub>(CSP-CSN)</sub> = 0 V, VCOMP = 2.5 V	63	78	93	ns
$ \begin{array}{c c c c c c c } V_{UDIM(EN,RISE)} & Undervoltage lockout rising threshold} & V_{UDIM} rising & 1.22 \\ \hline V_{UDIM(EN,FALL)} & Undervoltage lockout falling threshold} & V_{UDIM} falling & 1.075 & 1.120 \\ \hline t_{UDIM(RISE)} & UDIM to SW pin rising delay & 105 \\ \hline UDIM pin SW pin falling delay & 105 \\ \hline DUTY CYCLE LIMIT & 105 \\ \hline PLMT Pull-Up Resistor & 19.2 & 22.7 \\ \hline R_{PLMT(PU)} & PLMT Pull-Up Resistor & 19.2 & 22.7 \\ \hline R_{PLMT(PD)} & PLMT Pull-Down Resistor & 75.0 & 91.8 \\ \hline R_{PLMT(PI)} & PLMT Discharge Resistor & 2.340 & 2.439 & 2 \\ \hline V_{PLMT(PK)} & PLMT Peak Voltage & 2.340 & 2.439 & 2 \\ \hline V_{PLMT(VAL)} & PLMT Valley Voltage & 786 & 819 \\ \hline FAULT INDICATION (nFLT) & 105 \\ \hline T_{UC} & Hiccup retry delay time & 5.5 \\ \hline T_{UC} & Hiccup retry delay time & 2.0 \\ \hline T_{HTT(LKG)} & Fault pin leakage current & 2.0 \\ \hline THERMAL SHUTDOWN & 2.0 \\ \hline \end{array}$		G and PROGRAMMABLE UVLO INPUT (	(UDIM)				
Oblim         Oplim         Oplim <th< td=""><td>UDIM(DO)</td><td>UDIM source current (UVLO hysteresis)</td><td>V<sub>UDIM</sub> &gt; 2.45 V</td><td>6.5</td><td>10</td><td>13</td><td>μA</td></th<>	UDIM(DO)	UDIM source current (UVLO hysteresis)	V <sub>UDIM</sub> > 2.45 V	6.5	10	13	μA
VUDIM(EN,FALL)         Undervoltage lockout falling threshold         VUDIM falling         1.075         1.120           tuDIM(RISE)         UDIM to SW pin rising delay         1200         1200           tuDIM(FALL)         UDIM pin SW pin falling delay         105         105           DUTY CYCLE LIMIT           RPLMT(PU)         PLMT Pull-Up Resistor         19.2         22.7           RPLMT(PD)         PLMT Pull-Down Resistor         75.0         91.8         48           VPLMT(PK)         PLMT Discharge Resistor         48         48           VPLMT(VAL)         PLMT Valley Voltage         2.340         2.439         2           FAULT INDICATION (nFLT)         786         819         786         819           FAULT INDICATION (nFLT)         Fault pin pull-down resistance         IFLT = 20 mA         2.5         5           Toc         Hiccup retry delay time         5.5         5         5         5         5           TuC(BLANK)         Undercurrent reporting blanking period         20         20         20           IFLT(LKG)         Fault pin leakage current         5.5         5         5	UDIM(EN,RISE)	Undervoltage lockout rising threshold	V <sub>UDIM</sub> rising		1.22	1.27	V
ODM(RAL)         UDIM pin SW pin falling delay         105           DUTY CYCLE LIMIT         105         105           RPLMT(PU)         PLMT Pull-Up Resistor         19.2         22.7           RPLMT(PD)         PLMT Pull-Down Resistor         75.0         91.8         7           RPLMT(PD)         PLMT Discharge Resistor         75.0         91.8         7           RPLMT(PD)         PLMT Discharge Resistor         48         48           VPLMT(PK)         PLMT Peak Voltage         2.340         2.439         2           VPLMT(VAL)         PLMT Valley Voltage         786         819         7           FAULT INDICATION (nFLT)         Fault pin pull-down resistance         IFLT = 20 mA         2.5         5           Toc         Hiccup retry delay time         5.5         5         5         5         5           Tuc(BLANK)         Undercurrent reporting blanking period         20         20         20         20           IFLT(LKG)         Fault pin leakage current         5.5         5         5         5	UDIM(EN,FALL)	Undervoltage lockout falling threshold	V <sub>UDIM</sub> falling	1.075	1.120		V
DUTY CYCLE LIMIT         RPLMT(PU)       PLMT Pull-Up Resistor       19.2       22.7         RPLMT(PD)       PLMT Pull-Down Resistor       75.0       91.8       7         RPLMT(DIS)       PLMT Discharge Resistor       48       48         VPLMT(PK)       PLMT Peak Voltage       2.340       2.439       2         VPLMT(VAL)       PLMT Valley Voltage       786       819         FAULT INDICATION (nFLT)         R(FET)       Fault pin pull-down resistance       IFLT = 20 mA       2.5         Toc       Hiccup retry delay time       5.5       5         TUC(BLANK)       Undercurrent reporting blanking period       20       20         IFET(LKG)       Fault pin leakage current       5       5	UDIM(RISE)	UDIM to SW pin rising delay			1200		ns
RPLMT(PU)PLMT Pull-Up Resistor19.222.7RPLMT(PD)PLMT Pull-Down Resistor75.091.82RPLMT(DIS)PLMT Discharge Resistor4848VPLMT(PK)PLMT Peak Voltage2.3402.4392VPLMT(VAL)PLMT Valley Voltage78681955FAULT INDICATION (nFLT)R(FLT)Fault pin pull-down resistanceIFLT = 20 mA2.5TocHiccup retry delay time5.55Tuc(BLANK)Undercurrent reporting blanking period20IFLT(LKG)Fault pin leakage current20	UDIM(FALL)	UDIM pin SW pin falling delay			105		ns
RepLMT(PD)       PLMT Pull-Down Resistor       75.0       91.8         RPLMT(PD)       PLMT Discharge Resistor       48         VPLMT(DIS)       PLMT Discharge Resistor       2.340       2.439       2         VPLMT(VAL)       PLMT Valley Voltage       786       819         FAULT INDICATION (nFLT)       Fault pin pull-down resistance       I <sub>FLT</sub> = 20 mA       2.5         T <sub>OC</sub> Hiccup retry delay time       5.5       5         T <sub>UC(BLANK)</sub> Undercurrent reporting blanking period       20         IFLT(LKG)       Fault pin leakage current       20	DUTY CYCLE	LIMIT	· · · · · ·				
RepLMT(D)         PLMT Discharge Resistor         48           VPLMT(DIS)         PLMT Discharge Resistor         2.340         2.439         2           VPLMT(PK)         PLMT Peak Voltage         786         819         786           FAULT INDICATION (nFLT)         Fault pin pull-down resistance         I <sub>FLT</sub> = 20 mA         2.5         7           R(FLT)         Fault pin pull-down resistance         I <sub>FLT</sub> = 20 mA         5.5         5           Toc         Hiccup retry delay time         2.0         5.5         5           Tuc(BLANK)         Undercurrent reporting blanking period         20         20           IFLT(LKG)         Fault pin leakage current         5         5	R <sub>PLMT(PU)</sub>	PLMT Pull-Up Resistor		19.2	22.7	28.3	kΩ
VPLMT(PK)         PLMT Peak Voltage         2.340         2.439         2           VPLMT(VAL)         PLMT Valley Voltage         786         819           FAULT INDICATION (nFLT)         R(FLT)         Fault pin pull-down resistance         IFLT = 20 mA         2.5           Toc         Hiccup retry delay time         5.5         20           TUC(BLANK)         Undercurrent reporting blanking period         20           IFLT(LKG)         Fault pin leakage current         70	RPLMT(PD)	PLMT Pull-Down Resistor		75.0	91.8	110.0	kΩ
$\begin{tabular}{ c c c c c c } \hline PLMT Valley Voltage & & & & & & & & & & & & & & & & & & &$	R <sub>PLMT(DIS)</sub>	PLMT Discharge Resistor			48		Ω
FAULT INDICATION (nFLT)       R <sub>(FLT)</sub> Fault pin pull-down resistance     I <sub>FLT</sub> = 20 mA     2.5       T <sub>OC</sub> Hiccup retry delay time     5.5       T <sub>UC(BLANK)</sub> Undercurrent reporting blanking period     20       I <sub>FLT(LKG)</sub> Fault pin leakage current     1	/ <sub>PLMT(PK)</sub>	PLMT Peak Voltage		2.340	2.439	2.540	V
R <sub>(FLT)</sub> Fault pin pull-down resistance         I <sub>FLT</sub> = 20 mA         2.5           T <sub>OC</sub> Hiccup retry delay time         5.5           T <sub>UC(BLANK)</sub> Undercurrent reporting blanking period         20           I <sub>FLT(LKG)</sub> Fault pin leakage current         20           THERMAL SHUTDOWN         Image: Constraint of the state of	PLMT(VAL)	PLMT Valley Voltage		786	819	851	mV
T <sub>OC</sub> Hiccup retry delay time     5.5       T <sub>UC(BLANK)</sub> Undercurrent reporting blanking period     20       I <sub>FLT(LKG)</sub> Fault pin leakage current     1	AULT INDICA	TION (nFLT)	· · · · · ·				
TUC(BLANK)     Undercurrent reporting blanking period     20       IFLT(LKG)     Fault pin leakage current     1	R(FLT)	Fault pin pull-down resistance	I <sub>FLT</sub> = 20 mA		2.5	7	Ω
IFLT(LKG)     Fault pin leakage current       THERMAL SHUTDOWN	Г <sub>ОС</sub>	Hiccup retry delay time			5.5		ms
IFLT(LKG)         Fault pin leakage current           THERMAL SHUTDOWN	Γ <sub>UC(BLANK)</sub>	Undercurrent reporting blanking period			20		μs
		Fault pin leakage current				100	nA
	THERMAL SH	UTDOWN					
I SD I hermal shutdown threshold 1/5	Г <sub>SD</sub>	Thermal shutdown threshold			175		°C
T <sub>SD(HYS)</sub> Thermal shutdown hysteresis 15	Г <sub>SD(HYS)</sub>	Thermal shutdown hysteresis			15		°C


 $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ V}_{\text{IN}} = 14\text{V}, \text{ V}_{\text{UDIM}} = 5\text{V}, \text{ V}_{\text{IADJ}} = 2.1\text{V}, \text{ C}_{\text{VCC}} = 2.2\mu\text{F}, \text{ C}_{\text{BST}} = 1\text{n}\text{F}, \text{ C}_{\text{COMP}} = 1\text{n}\text{F}, \text{ R}_{\text{CS}} = 100\text{m}\Omega, \text{ R}_{\text{ON}} = 401\text{k}\Omega, \text{ , } \text{ C}_{\text{PLMT}} = 680\text{n}\text{F}, \text{ f}_{\text{SW}} = 200\text{ k}\text{Hz}$ 





### **5.6 Typical Characteristics**


 $-40^{\circ}C < T_{J} < 150^{\circ}C, V_{IN} = 14 \text{ V}, V_{UDIM} = 5 \text{ V}, V_{IADJ} = 2.1 \text{ V}, C_{VCC} = 2.2 \text{ }\mu\text{F}, C_{BST} = 1 \text{ }n\text{F}, C_{COMP} = 1 \text{ }n\text{F}, R_{CS} = 100 \text{ }m\Omega, R_{ON} = 401 \text{ }k\Omega, \text{ }, C_{PLMT} = 680 \text{ }n\text{F}, f_{SW} = 200 \text{ }k\text{Hz}$ 





### 5.6 Typical Characteristics (continued)

 $-40^{\circ}C < T_{J} < 150^{\circ}C, V_{IN} = 14 \text{ V}, V_{UDIM} = 5 \text{ V}, V_{IADJ} = 2.1 \text{ V}, C_{VCC} = 2.2 \text{ }\mu\text{F}, C_{BST} = 1 \text{ nF}, C_{COMP} = 1 \text{ nF}, R_{CS} = 100 \text{ }m\Omega, R_{ON} = 401 \text{ }k\Omega, \text{ }, C_{PLMT} = 680 \text{ nF}, f_{SW} = 200 \text{ }k\text{Hz}$ 





### 6 Detailed Description

### 6.1 Overview

The TPS92642-Q1 is a wide input, synchronous buck LED driver. The device can deliver up to 5 A of continuous current and power a single string of one to 10 series-connected LEDs. The device implements an adaptive on-time current regulation control technique to achieve fast transient response. This architecture uses a comparator and a one-shot on-timer that varies inversely with input and output voltage to maintain a near-constant frequency. The integrated low offset rail-to-rail error amplifier enables closed-loop regulation of LED current and ensures better than 4% accuracy over a wide input, output, and temperature range. The LED current reference is set by the IADJ pin and is programmed by a voltage divider to achieve over a 15:1 linear analog dimming range. The high impedance IADJ input simplifies LED current binning and thermal protection.

The TPS92642-Q1 device incorporates an internal pulse generator to implement a maximum LED pulse duty cycle limit. The maximum PWM duty cycle,  $D_{PLMT}$ , is internally fixed to 13.6% (typical) of the PWM period. This PWM period is set using external capacitor,  $C_{PLMT}$ , connected from the PLMT pin to GND. The LED current can be pulse width modulated by the external pulsed signal connected to the UDIM input for any duration less than the limit,  $t_{PWM_ON(LMT)}$ , set by the internal pulse generator circuit. The maximum on-time,  $t_{PWM_ON(LMT)}$  is fixed at  $D_{PLMT} \times t_{PLMT}$  where  $t_{PLMT}$  is the period set by the external  $C_{PLMT}$  capacitor. In addition, the internal pulse generator also behaves as a one-shot timer and blocks any subsequent UDIM pulses until the end of the period,  $t_{PLMT}$ . The internal pulse generator circuit and maximum duty cycle limit function can be disabled by connecting PLMT pin to GND. This device optimizes the inductor current response and is capable of responding to an input PWM signal with a minimum pulse width of 10 µs.


The device incorporates enhanced fault features, including the following:

- Cycle-by-cycle switch overcurrent limit
- Input undervoltage protection
- Boot undervoltage protection
- Comp overvoltage warning
- LED short-circuit indication

In addition, thermal shutdown (TSD) protection is implemented to limit the junction temperature at 175°C (typical).



### 6.2 Functional Block Diagram





### 6.3 Feature Description

### 6.3.1 Internal Regulator

The TPS92642-Q1 incorporates a 36-V rated linear regulator to generate the 5-V (typical) V<sub>CC</sub> bias supply and other internal reference voltages. The V<sub>CC</sub> output is monitored internally to by a UVLO circuit. Operation is enabled when V<sub>CC</sub> exceeds the V<sub>CC(UVLO)</sub> rising threshold and is disabled when V<sub>CC</sub> drops below V<sub>CC(UVLO)</sub> falling threshold. The comparator provides 200 mV of hysteresis to avoid chatter during transitions. The V<sub>CC</sub> UVLO thresholds are internally fixed and cannot be adjusted. An internal current limit circuit is implemented to protect the device during VCC pin short-circuit conditions. The V<sub>CC</sub> supply powers the internal circuitry, the low-side gate driver and the bootstrap supply for high-side gate driver. Place a bypass capacitor (4.7 µF to 10 µF) between VCC pin and AGND as close to the device as possible. The capacitor must be five times larger than the bootstrap capacitor, C<sub>BST</sub> to support proper operation. The regulator operates in dropout when input voltage, V<sub>IN</sub>, falls below 5 V, forcing V<sub>CC</sub> to be lower than V<sub>IN</sub> by V<sub>DO</sub> for a 20-mA supply current. The V<sub>CC</sub> is a regulated output of the internal regulator and is not recommended to be driven from an external power supply.

### 6.3.2 Buck Converter Switching Operation

The following operating description of the TPS92642-Q1 refers to the *Functional Block Diagram* and the waveforms in Figure 6-1. The main control loop of the TPS92642-Q1 is based on an adaptive on-time pulse width modulation (PWM) technique that combines a constant on-time control with an inductor valley current sense circuit for pseudo-fixed frequency operation. This proprietary control technique enables closed-loop regulation of LED current and fast dynamic response necessary to meet the requirements for driver monitoring systems (DMS) using infrared and laser diodes.




Figure 6-1. Adaptive On-Time Buck Converter Waveforms



In steady state, the high-side MOSFET is turned on at the beginning of each cycle. The on-time duration of this MOSFET is controlled by an internal one-shot timer and the high-side MOSFET is turned off after the timer expires. The one-shot timer duration is set by the output voltage measured at the CSP pin,  $V_{CSP}$ , and the input voltage measured at the VIN pin,  $V_{IN}$ , to maintain a pseudo-fixed frequency. During the on-time interval, the inductor current increases with a slope proportional to the voltage applied across its terminals ( $V_{IN} - V_{CSP}$ ).

The low-side MOSFET is turned on after a fixed dead time and the inductor current then decreases with the constant slope proportional to the output voltage,  $V_{CSP}$ . Inductor current measured by the external sense resistor is compared to the valley threshold,  $V_{VAL}$ , by an internal high-speed comparator. This MOSFET is turned off and the one-shot timer is initiated when the sensed inductor current falls below the valley threshold voltage. The high-side MOSFET is turned on again after a fixed dead time.

The internal rail-to-rail error amplifier sets the valley threshold voltage and regulates the average inductor current based on a reference value set by  $V_{IADJ}$  pin. A simple integral loop compensation circuit consisting of a capacitor connected from the COMP pin to GND provides a stable and high-bandwidth response. As the inductor current is directly sensed by an external resistor, the device operation is not sensitive to the ESR of the output capacitors and is compatible with common multilayered ceramic capacitors (MLCC).

### 6.3.3 Bootstrap Supply

The TPS92642-Q1 contains both high-side and low-side N-channel MOSFETs. The high-side gate driver works in conjunction with an internal bootstrap diode and an external bootstrap capacitor,  $C_{BST}$ . During the on-time of the low-side MOSFET, the SW pin voltage is approximately 0 V and  $C_{BST}$  is charged from the VCC supply through the internal diode and external R<sub>BST</sub> resistor. TI recommends a 33-nF to 100-nF capacitor between the BST and SW pins.




Figure 6-2. Bootstrap Network

#### 6.3.4 Switching Frequency and Adaptive On-Time Control

The TPS92642-Q1 uses an adaptive on-time control scheme and does not have a dedicated on-board oscillator. The one-shot timer is programmed by the  $R_{ON}$  resistor. The on-time is calculated internally using Equation 1 and is inversely proportional to the measured input voltage,  $V_{IN}$ , and directly proportional to the measured CSP voltage,  $V_{CSP}$ .

$$t_{\rm ON} = 10 \times 10^{-12} \times R_{\rm ON} \times \left(\frac{V_{\rm CSP}}{V_{\rm IN}}\right)$$
(1)

Given the duty ratio of the buck converter is  $V_{CSP}/V_{IN}$ , the switching period,  $T_{SW}$ , remains nearly constant over different operating points. Use Equation 2 to calculate the switching period.

$$T_{SW} = t_{ON} \times \left(\frac{V_{IN}}{V_{CSP}}\right) = 10 \times 10^{-12} \times R_{ON}$$
<sup>(2)</sup>

The switching frequency is calculated internally using Equation 3.

$$f_{SW} = \frac{1}{10 \times 10^{-12} \times R_{ON}}$$
(3)

The minimum or maximum duty cycle is limited to finite minimum on-time,  $T_{ON(MIN)}$  and minimum off-time,  $T_{OFF(MIN)}$ , respectively. As on-time is constant, the frequency is also a dependent on the efficiency of the device,  $\eta_{REG}$ , excluding inductor and sense resistor losses.

$$f_{SW} = \frac{1}{10 \times 10^{-12} \times R_{ON} \times \eta_{REG}}$$
(4)

TI recommends a switching frequency setting between 100 kHz and 2.2 MHz.

#### 6.3.5 Minimum On-Time, Off-Time, and Inductor Ripple

Buck converter operation is impacted by minimum on-time, minimum off-time, and minimum peak-to-peak inductor ripple limitations. The converter reaches the minimum on-time of 96 ns (typical) when operating with high input voltage and low-output voltage. In this control scheme, the off-time continues to increase and the switching frequency reduces to regulate the inductor current and LED current to the desired value.

$$f_{SW(MIN)} = \frac{V_{OUT(MIN)}}{T_{ON}(MIN) \times V_{IN}(MAX)}; t_{ON} = t_{ON}(MIN)$$
(5)

The converter reaches the minimum off-time of 91 ns (typical) when operating in dropout (low input voltage and high output voltage). As the on-time and off-time are fixed, the duty cycle is constant and the buck converter operates in open-loop mode. The inductor current and LED current are not in regulation.

The behavior and response of valley comparator is dependent on sensed peak-to-peak voltage ripple,  $\Delta V_{(CSP-CSN)}$ , and is a function of current sense resistor,  $R_{CS}$ , and peak-to-peak inductor current ripple,  $\Delta i_{L(PK-PK)}$ . To ensure periodic switching, the sensed peak-to-peak ripple must exceed the minimum value. At high (near 100%) or low (near 0%) duty cycles, the inductor current ripple may not be sufficient to ensure periodic switching. Under such operating conditions, the converter transitions from periodic switching to a burst sequence, forcing multiple on-time and off-time cycles at a rate higher than the programmed frequency. Although the converter may not operate in a periodic manner, the closed-loop control continues regulating the average LED current with a larger ripple value corresponding to higher peak-to-peak inductor ripple. TI recommends choosing an inductor, output capacitor, and switching frequency to ensure minimum sensed peak-to-peak ripple voltage under nominal operating condition is greater than 8 mV. The *Application and Implementation* section summarizes the detailed design procedure.



### 6.3.6 LED Current Regulation and Error Amplifier

The reference voltage,  $V_{IADJ}$ , set by the  $V_{IADJ}$  and is internally scaled by a gain factor of 1/14 through a resistor network. An internal rail-to-rail error amplifier generates an error signal proportional to the difference between the scaled reference voltage ( $V_{IADJ}$  / 14) and the inductor current measured by the differential voltage drop between CSP and CSN,  $V_{(CSP-CSN)}$ . This error drives the COMP pin voltage,  $V_{COMP}$ , and directly controls the valley threshold of the inductor current. Zero average DC error and closed-loop regulation is achieved by implementing an integral compensation network consisting of a capacitor value between 1 nF and 10 nF between the COMP pin and GND. The choice of compensation network must ensure a minimum of 60° of phase margin and 10 dB of gain margin.




Figure 6-3. Closed-Loop LED Current Regulation

LED current is dependent on the current sense resistor, R<sub>CS</sub>. Use Equation 17 to calculate the LED current.



TI recommends a Schottky diode connected from PGND to SW placed close to the device for LED current greater than 4-A and operating frequency is above 1-MHz. The diode reduces the impact of high frequency noise on PGND from impacting the valley detection circuit. The diode only conducts for a brief period of time and hence the impact on efficiency is negligible.




Figure 6-4. Switch node Schottky diode connection

LED current accuracy is a function of the tolerance of the external sense resistor,  $R_{CS}$ , and the variation in the sense threshold,  $V_{(CSP-CSN)}$ , caused by internal mismatch and temperature dependency of the analog components. The TPS92642-Q1 incorporates low offset rail-to-rail amplifiers, and is capable of achieving LED current accuracy of ±4% over common-mode range and a junction temperature range of -40°C to 150°C.



### 6.3.7 Start-Up Sequence

The start-up circuit allows the COMP pin voltage to gradually increase, thus reducing the LED current overshoot and current surges. The switching operation is initiated after the COMP pin voltage exceeds 2.45 V. A 440-mV hysteresis window allows the device to operate when COMP voltage is within the expected operating range of 2.2 V to 2.7 V. Switching is disabled on detection of low COMP voltage to avoid excessive negative inductor current.


The duration of soft start,  $t_{ss}$ , depends on the size of the compensation capacitor and the error amplifier source current,  $I_{COMP(SRC)}$ .

$$t_{SS} = \frac{2.45 \times C_{COMP}}{I_{COMP(SRC)}}$$
(6)

The source current,  $I_{COMP(SRC)}$  is a function of the transconductance,  $g_M$ , of the error amplifier and error generated between the reference and the current sensed voltage.

$$I_{\text{COMP}(\text{SRC})} = g_{\text{M}} \times \left( \frac{V_{\text{IADJ}}}{14} - V_{(\text{CSP} - \text{CSN})} \right)$$
(7)

With no current flowing through the LEDs, the soft start duration depends on the choice of compensation capacitor,  $C_{COMP}$ , and the reference voltage,  $V_{IADJ}$ .





The open drain fault indicator,  $\overline{\text{FLT}}$ , is set low when the COMP voltage deviates from the nominal range and exceeds V<sub>COMP(OV)</sub> threshold. This setting indicates a fault condition where the converter is operating in open-loop and the LED current is out of regulation. The device can be disabled by setting IADJ input below 100 mV or controlling the UDIM input.

Copyright © 2023 Texas Instruments Incorporated



### 6.3.8 Analog Dimming and Forced Continuous Conduction Mode

Analog dimming is accomplished by the voltage on IADJ pin,  $V_{IADJ}$ . The TPS92642-Q1 improves the linear range of analog dimming by supporting forced continuous conduction mode of operation. With synchronous MOSFETs, the inductor current is allowed to go negative for part of the switching cycle, thus enabling linear dimming with over 15:1 dimming range. TI recommends a 10-nF capacitor from IADJ pin to AGND pin to improve noise sensitivity.

### 6.3.9 External PWM Dimming and Input Undervoltage Lockout (UVLO)

The UDIM pin is a multifunction input that features an accurate input voltage detection based on band-gap thresholds with programmable hysteresis as shown in Figure 6-6. This pin functions as the external PWM dimming input for the LEDs and monitors VIN to detect dropout and undervoltage conditions. When the rising pin voltage exceeds the 1.22-V threshold, 10  $\mu$ A (typical) of current is driven out of the UDIM pin into the resistor divider providing programmable hysteresis. TI recommends a bypass capacitor value of 1 nF between the UDIM pin and GND to improve noise immunity.




Figure 6-6. External PWM Dimming



The brightness of LEDs can be varied by modulating the duty cycle of the signal directly connected to the UDIM input. In addition, either an n-channel MOSFET or a Schottky diode can be used to couple an external PWM signal when using UDIM input in conjunction with UVLO functionality. With an n-channel MOSFET, the brightness is proportional to the negative duty cycle of the external PWM signal. With a Schottky diode, the brightness is proportional to the positive duty cycle of the external PWM signal.

Dropout and input undervoltage protection is achieved by connecting the resistor divider network from VIN to UDIM pin and UDIM pin to GND. Dropout protection is activated when UDIM pin voltage drops below  $V_{\text{UDIM(EN, FALL)}}$  threshold. The minimum input voltage, below which drop protection is activated is programmed using Equation 8.

$$V_{\rm IN(DO, FALL)} = V_{\rm IN(DO, RISE)} - I_{\rm UDIM(DO)} \times \left( R_{\rm UV2} + \frac{\left( R_{\rm UVH} + 10 \times 10^3 \right) \times \left( R_{\rm UV1} + R_{\rm UV2} \right)}{R_{\rm UV1}} \right)$$
(8)

 $V_{\rm IN(DO, RISE)} = V_{\rm UDIM(EN, RISE)} \times \frac{R_{\rm UV1} + R_{\rm UV2}}{R_{\rm UV1}}$ (9)

Additional hysteresis to internal 100 mV is programmed by connecting an external resistor, R<sub>UVH</sub> in series with UDIM pin. This connection allows the standard resistor divider to have smaller values, minimizing PWM delays.

Input undervoltage protection is triggered when UDIM pin voltage drops below  $V_{\text{UDIM(EN)}}$  thresholds. The device responds to very low VIN voltage or to the external PWM input signal by disabling the error amplifier, disconnecting the COMP pin and tri-stating the switch node. With switch disabled, inductor current and the LED current drops to zero and the charge on the compensation network is maintained. On rising edge of PWM or when VIN exceeds the internal hysteresis of 100 mV, the converter resumes switching operation. The inductor current quickly ramps to the previous steady-state value.



### 6.3.10 Pulse Duty Cycle Limit Circuit

The TPS92642-Q1 features an internal analog circuit to impose a limit on the on-time,  $t_{PWN(ON)}$  and off-time,  $t_{PWM(OFF)}$ , of the output current,  $I_{LED}$ . As illustrated in Figure 6-7, the device is controlled by external UDIM pulses with widths less than  $t_{PWM_ON(LMT)}$ . Any external UDIM pulses that are longer than  $t_{PWM(LMT)}$  are truncated to maintain a maximum fixed duty ratio of  $D_{PLMT}$ . The device also rejects any spurious pulses that can be present on the external UDIM input by blanking the UDIM signal during the PLMT off time. The off time is a function of the period,  $t_{PLMT}$ , set by the external capacitor,  $C_{PLMT}$ . This mechanism is designed to help limit overexposure to infrared lights due to error conditions in DMS applications. The relationship between  $t_{PLMT}$ ,  $t_{PWM_ON(LMT)}$  and  $D_{PLMT}$  is given in Equation 10.




Figure 6-7. Duty Cycle Limit Function Using Internal Pulse Generator

The desired pulse period,  $t_{PLMT}$ , is set by external capacitor,  $C_{PLMT}$ .

$$t_{PLMT} = 1.168 \times 10^5 \times C_{PLMT} \tag{11}$$

The maximum pulse on-duration,  $t_{PWM_ON(LMT)}$ , and minimum off-duration,  $t_{PWM_OFF(LMT)}$ , is given in Equation 12 and Equation 13.

$t_{PWM_ON(LMT)} = 0.6931 \times R_{PLMT(PU)} \times C_{PLMT} $ (12)	(12)
--	------

$$t_{PW\backslash M_{OFF}(LMT)} = 1.1 \times R_{PLMT}(PD) \times C_{PLMT}$$
(13)



For LED current set point greater than 2.5 A, the maximum pulse-duration is impacted due to the switching noise in the system. The maximum pulse-duration as a function of LED current is given in Equation 14. Because the off-duration, t<sub>OFF</sub>, does not change, the duty cycle ratio reduces with increase in LED current.

$$t_{PWM_{ON}(LMT)} = 0.6931 \times R_{PLMT}(PU) \times C_{PLMT} - 1.76 \times 10^{-2} \times (I_{LED} - 2.5) \times t_{PLMT}$$
(14)

As an alternative, the PLMT pin can be externally driven by an external pulse generator or microcontroller to set the maximum on-duration and minimum off-duration, independent of the external UDIM input. In this case, the circuit functionality remains unchanged, however ,the pulse parameters are set by external pulse signal driving PLMT pin. The relationship between external PLMT signal and UDIM signal is shown in the following figure.




Figure 6-8. Duty Cycle Limit Function Using External Pulse Generator

The pulse duty cycle limit function is disabled by connecting PLMT pin to GND. The LED current is controlled directly by the PWM signal connected to UDIM input.



### 6.3.11 Output Short and Open-Circuit Faults

The TPS92642-Q1 monitors the CSN voltage to detect output short circuit faults. A short failure is indicated by open drain  $\overline{FLT}$  output when the CSN voltage drops below 1.5 V (typical). The device continues to regulate current and operate without interruption in case of short circuit. A short-circuit fault does not impact the device behavior. The device continues to operate and regulate current without interruption.

An LED open-circuit fault ultimately causes the output voltage to increase and settle close to the input voltage. When this event occurs, the TPS92642-Q1 switching operation is then controlled by the fixed on-time and minimum off-time resulting in a duty cycle close to 100%. The COMP pin voltage exceeds the COMP overvoltage threshold,  $V_{COMP(OV)}$ , and the fault in indicated by FLT output. However, during open circuit, the dynamic behavior of the device and buck converter is influenced by the input voltage,  $V_{IN}$ , and the output capacitor,  $C_{OUT}$ , value. The device response to open circuit can be categorized into the following two distinct cases.

Case 1: For a Buck converter design with a small output capacitor, the switching operation in open load condition excites the tank resonance forcing the output voltage to oscillate. The frequency and amplitude of the oscillation are based on the resonant frequency and Q-factor of the second order tank network.






Figure 6-9. Open-Circuit Condition with Output Voltage Oscillation

Case 2: For a buck converter design with large output capacitor the inductor Q-factor and resonant frequency are much lower than the switching frequency. In this case, output voltage rises to input voltage and the converter continues to switch with minimum off-time.







The voltage transient imposed on CSP and CSN inputs during short circuit and open circuit is dependent on the output capacitance and is influenced by the cable harness impedance. The inductance associated with a long cable harness resonates with the charge stored on the output capacitor and forces CSP and CSN voltage to ring above VIN and below ground. The magnitude of the voltage overshoot above VIN and below ground are dependent on the parasitic cable harness inductance and resistance.




Figure 6-11. Cable Harness Parasitic Inductance

When using a long cable harness, TI recommends diodes to clamp the voltage across CSP and CSN input, as shown in Figure 6-12. TI recommends a low forward voltage Schottky diode or a fast recovery silicon diode with reverse blocking voltage rating greater than the maximum output voltage. The diode is required to be placed close to the output capacitor.




Figure 6-12. Transient Protection Using an External Diode



#### 6.3.12 Overcurrent Protection

The device is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side and the low-side MOSFETs.

The device turns off the high-side MOSFET and discharges the COMP capacitor when the drain current exceeds 7.7-A typical. The low-side switch is turned on to discharge the inductor current and output capacitor.

When the low-side switch is turned on, the switch current is also sensed and monitored. The device turns off both high-side and low-side MOSFETs and discharges the COMP capacitor when the drain current (from drain to PGND) exceeds 3.2-A typical.




Figure 6-13. Overcurrent Protection Thresholds

The device employs hiccup mode overcurrent protection. In hiccup mode, the device shuts itself down and attempts to start after  $T_{OC}$ . Hiccup mode helps reduce the device power dissipation under severe overcurrent conditions.

### 6.3.13 Thermal Shutdown

Thermal shutdown prevents the device from extreme junction temperatures by turning off the internal switches when the IC junction temperature exceeds 175°C (typical). Thermal shutdown does not trigger below 158°C. After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 160°C. When the junction temperature falls below 160°C (typical), the device attempts to start up.



### 6.3.14 Fault Indicator and Diagnostics Summary

Table 6-1 summarizes the device behavior under fault conditions.
Table C.4. Fault Description

FAULT	DETECTION	DESCRIPTION				
Thermal protection	T <sub>J</sub> > 175°C	The thermal protection is activated in the event the maximum MOSFET temperature exceeds the typical value of 175°C. This feature is designed to prevent overheating and damage to the internal switching MOSFETs.				
VCC undervoltage	$V_{CC(RISE)}$ < 4.4 V	The device enters the Undervoltage Lockout (UVLO). The switching operation is				
lockout	$V_{CC(FALL)}$ < 4.2 V	disabled, the COMP capacitor is discharged.				
VIN undervoltage lockout	V <sub>UDIM</sub> < 1.12 V	The device disables switching operation for the corresponding channel. Switching is enabled when the input voltage rises above the turn-on threshold, $V_{IN(DO,RISE)}$ .				
BST undervoltage	$V_{BST(RISE)}$ < 3.4 V	he device turns off the high-side MOSFET and turns on the low-side MOSFET for				
lockout	$V_{BST(FALL)} < 3.2 V$	the corresponding channel. Normal switching operation is resumed after the bootstrap voltage exceeds 3.2 V.				
COMP overvoltage	V <sub>COMP</sub> > 3.2 V	The FLT flag is set low to indicate that the COMP voltage exceeded the normal operating range. This condition indicates output open-circuit fault.				
Short output	V <sub>CSN</sub> < 1.5 V	The FLT flag is set low to indicate an output short-circuit condition based on sensed CSN voltage.				
High-side switch current limit	I <sub>HS</sub> > 8.6 A	The device turns off the high-side MOSFET, turns on low-side MOSFET and discharges the COMP capacitor. The device attempts to restart after a delay of 5.5 ms.				
Low-side switch current limit	I <sub>LS</sub> > 3.2 A	The device turns off both high-side and low-side MOSFETs and discharges the COMP capacitor. The device attempts to restart after a delay of 5.5 ms.				

Output open and short circuit faults force the FLT pin low when biased through an external resistor and connected to a 5-V supply. The FLT output can be used in conjunction with a microcontroller or system basis chip (SBC) as an interrupt and aid in fault diagnostics.

### 6.4 Device Functional Modes

This device has no additional functional modes.



### 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

Figure 7-1 shows a schematic of a typical application for the TPS92642-Q1.




Figure 7-1. Typical Application Schematic

The TPS92642-Q1 controller is suitable for implementation of step-down LED driver topology. Use the following design procedure to select component values for the TPS92642-Q1 device. This section presents a simplified discussion of the design process for the Buck converter.



#### 7.1.1 Duty Cycle Considerations

The switch duty cycle, D, defines the converter operation and is a function of the input and output voltages. In steady state, the duty cycle is defined using Equation 15:

$$D = \frac{V_{CSN}}{V_{IN}}$$
(15)

The buck converter maximum operating duty cycle, D<sub>MAX</sub>, at minimum input voltage, V<sub>IN,MIN</sub> and maximum LED voltage, V<sub>CSN,MAX</sub>.

$$D_{MAX} = \frac{V_{CSN, MAX}}{V_{IN, MIN}}$$
(16)

There is no limitation for small duty cycles, because at low duty cycles, the switching frequency is reduced as needed to always ensure current regulation. The maximum duty cycle attainable is limited by the minimum off-time duration and is a function of switching frequency.

#### 7.1.2 Switching Frequency Selection

Nominal switching frequency is set by programming the  $R_{ON}$  resistor. The switching varies slightly over operating range and temperature based on converter efficiency. Table 7-1 shows common switching frequencies and corresponding  $R_{ON}$  resistor values.

R <sub>ON</sub> (kΩ)	SWITCHING FREQUENCY (kHz)				
267	400				
243	435				
221	480				
50	2000				
44.2	2200				

### Table 7-1. Switching Frequency Setting

### 7.1.3 LED Current Programming

The LED current is set by the external current sense resistor,  $R_{CS}$ , and the analog adjust voltage,  $V_{IADJ}$ . The LED current can be programmed by varying  $V_{IADJ}$  between 140 mV to 2.3 V. The LED current can be calculated using Equation 17:

$$I_{\text{LED}} = \frac{V_{\text{IADJ}}}{14 \times R_{\text{CS}}} \tag{17}$$

The LED current can be programmed by varying V<sub>IADJ</sub> between 140 mV and 2.3 V. TI recommends a 10-nF capacitor from IADJ pin to AGND pin to filter high frequency switching noise.



### 7.1.4 Inductor Selection

The inductor is sized to meet the ripple specification at maximum operating duty cycle. TI recommends a minimum sensed peak-to-peak voltage ripple ( $\Delta V_{(CSP-CSN)}$ ) of 8 mV and typical voltage ripple of 20 mV to ensure periodic switching operation under.

$$\Delta V_{(CSP-CSN)} = \Delta i_L \times R_{CS}$$
<sup>(18)</sup>

Use Equation 19 to calculate the inductor value.

$$L = \frac{V_{IN, MIN} - V_{CSN, MAX}}{\Delta i_L \times f_{SW}} \times \frac{V_{CSN, MAX}}{V_{IN, MIN}}$$
(19)

The maximum inductor current ripple occurs at 50% duty cycle. Use Equation 20 to calculate the maximum peak-to-peak inductor current ripple,  $\Delta i_{L(MAX)}$ .

$$\Delta i_{L(MAX)} = \frac{V_{IN(TYP)}}{4 \times L \times f_{SW}}$$
(20)

Use Equation 21 and Equation 22 to calculate the RMS and peak currents through the inductor. Make sure that the inductor is rated to handle these currents.

$$i_{L(RMS)} = \sqrt{\left(I_{LED(MAX)}^{2} + \frac{\Delta I_{L(MAX)}^{2}}{12}\right)}$$
(21)

$$i_{L(PK)} = I_{LED(MAX)} + \frac{\Delta i_{L(MAX)}}{2}$$
(22)

#### 7.1.5 Output Capacitor Selection

The output capacitor value depends on the total series resistance of the LED string,  $r_D$ , and the switching frequency,  $f_{SW}$ . The capacitance required for the target LED ripple current,  $\Delta i_{LED}$ , is calculated using Equation 23.

$$C_{OUT} = \frac{\Delta i_{L}(MAX)}{8 \times f_{SW} \times r_{D} \times \Delta i_{LED}}$$
(23)

When choosing the output capacitors, consider the ESR and ESL characteristics because they directly impact the LED current ripple. Ceramic capacitors are the best choice due to the following:

- Low ESR
- High ripple current rating
- Long lifetime
- Good temperature performance

With ceramic capacitor technology, consider the derating factors associated with higher temperature and DC bias operating conditions. TI recommends an X7R dielectric with a voltage rating greater than maximum LED stack voltage.



#### 7.1.6 Input Capacitor Selection

The input capacitor buffers the input voltage for transient events and decouples the converter from the supply. TI recommends a  $10-\mu$ F input capacitor across the VIN pin and PGND placed close to the device, and connected using wide traces. X7R-rated ceramic capacitors are the best choice due to the low ESR, high ripple current rating, and good temperature performance.

In addition, a small case size 100-nF ceramic capacitor must be used across VIN to PGND, immediately adjacent to the device. This usage provides a high-frequency bypass for the control circuits internal to the device. These capacitors also suppress SW node ringing, which reduces the maximum voltage present on the SW node and EMI.

The capacitance can be increased to further limit the input voltage deviation during PWM dimming operation.

#### 7.1.7 Bootstrap Capacitor Selection

The bootstrap capacitor biases the high-side gate driver during the high-side FET on-time. TI recommends that a 100-nF capacitor rated for 10 V or higher is used. The  $V_{BSTI(UV)}$  threshold is designed to maintain proper high-side FET switching operation. If the  $C_{BST}$  capacitor voltage drops below  $V_{BST(UV)}$ , then the device initiates a charging sequence, turning on the low-side FET before attempting to turn on the high-side FET. For a very low PWM frequency, the charging sequence is initiated on the rising edge of the PWM pulse. The duration of the low-side switch turn-on as a function of pulse width can be tuned by increasing the value of bootstrap capacitor,  $C_{BSTI}$ , depending on the application.

#### 7.1.8 Compensation Capacitor Selection

TI recommends a simple integral compensator to achieve stable operation across the wide operating range. The buck converter behaves as a single pole system with additional phase lag caused by the switching behavior. The gain and phase margin are, consequently determined by the choice of the switching frequency and are independent of other design parameters. TI recommends a 1-nF to 10-nF capacitor to achieve bandwidth between 4 kHz and 40 kHz. The choice of compensation capacitor impacts the transient response and PWM dimming performance. TI recommends a larger compensation capacitor (lower bandwidth) to limit the LED current overshoot on the rising edge of internal or external PWM signal.

BANDWIDTH (kHz)	COMPENSATION CAPACITOR (nF)
40	1
18	2.2
12	3.3
8.5	4.7
5.8	6.8
4.8	8.2
4	10

#### 7.1.9 Input Dropout and Undervoltage Protection

Figure 7-1 shows that the undervoltage protection threshold is programmed using a resistor divider,  $R_{UV1}$  and  $R_{UV2}$ , from the input voltage,  $V_{IN}$  to PGND. Use Equation 24 and Equation 25 to calculate the resistor values.

$$R_{UV2} = \frac{V_{IN}(DO, RISE)}{I_{UDIM}(DO)} - \frac{V_{IN}(DO, FALL)}{I_{UDIM}(DO)} - 10 \times 10^3$$
(24)

$$R_{UV1} = \frac{V_{UDIM(EN, RISE)}}{V_{IN(DO, RISE)} - V_{UDIM(EN, RISE)}} \times R_{UV2}$$
(25)

A capacitor of 1 nF from UDIM pin to GND is placed close to device to improve noise immunity.



### 7.1.10 Pulse Duty Cycle Limit Circuit

The period of internal pulse generator ( $t_{PLMT}$ ) is set by the  $C_{PLMT}$  capacitor. The period,  $t_{PLMT}$  defines the minimum repetition rate of LED current pulses allowed based on external UDIM signal and is set based on the maximum PWM frequency,  $f_{PWM(MAX)}$ . An additional margin in design is necessary to compensate for the component tolerances and noise in the system. The  $t_{PLMT}$  period is determined using Equation 26.

$$t_{\rm PLMT} = \frac{0.9}{f_{\rm PWM(MAX)}} \tag{26}$$

The pulse limit capacitor, C<sub>PLMT</sub>, capacitor is calculated using Equation 27.

$$C_{PLMT} = \frac{t_{PLMT}}{1.168 \times 10^5}$$
(27)

Table 7-3 summarizes the TI recommended pulse limit capacitor value for different PWM frequencies. A single capacitor or parallel combination of capacitors must be rated for 6.3 V or higher and with tolerance lower than 10%.

_									
	PWM DIMMING FREQUENCY (Hz)	PLMT CAPACITOR (µF)							
	30	0.25							
	50	0.15							
	60	0.12							


 Table 7-3. Pulse Limit Capacitor Value

### 7.1.11 Protection Diodes

External Schottky diodes are required to protect the CSP / CSN node by clamping the voltage during short circuit and open-circuit transients. The Schottky diode must be selected based on the length of the cable harness and the choice of output capacitor. TI recommends a Schottky diode with low forward voltage drop at room-temperature and non-repetitive peak surge current rating of 10 A for duration of 5 µs. The diodes from CSN to VIN and GND to CSN must be located close to the pin.



### 7.2 Typical Application



### Figure 7-2. Application Schematic

### 7.2.1 Design Requirements

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		22	24	26	V
Ns	Number of LEDs			2		
V <sub>FLED</sub>	LED forward voltage drop		3.5	4.2	5.0	V
r <sub>D</sub>	LED string series resistance	$N \times r_{D(LED)}$	200		500	mΩ
V <sub>CSN</sub>	Output voltage	Ns × V <sub>FLED</sub>	7.0	8.4	10.0	V
I <sub>LED</sub>	LED current		2500	4000	5000	mA
$\Delta i_{LED}$	LED current ripple				80	mA
$\Delta V_{(CSP-CSN)}$	Sensed voltage ripple			20		mV
V <sub>IN(DO,RISE)</sub>	Start input voltage	Input voltage rising		9		V
V <sub>IN(DO,FALL)</sub>	Stop input voltage	Input voltage falling		7		V
f <sub>PWM</sub>	PWM frequency		29	30	31	Hz
D <sub>PWM</sub>	PWM dimming duty cycle	Internaly fixed by pulse duty cycle circuit			13.62	%
f <sub>SW</sub>	Switching frequency			2100		kHz
T <sub>A</sub>	Ambient temperature			25		°C

#### Table 7-4. Design Parameters



### 7.2.2 Detailed Design Procedure

### 7.2.2.1 Calculating Duty Cycle

Solve for duty cycle D, D<sub>MAX</sub>, and D<sub>MIN</sub>:

$$D_{MAX} = \frac{V_{CSN}(MAX)}{V_{IN}(MIN)} = \frac{10}{22} = 0.4545$$
(28)

$$D_{\rm MIN} = \frac{V_{\rm CSN(MIN)}}{V_{\rm IN(MAX)}} = \frac{7}{26} = 0.2692$$
(29)

### 7.2.2.2 Calculating Minimum On-Time and Off-Time

Solve for minimum on-time, t<sub>ON(DMIN)</sub>, at minimum duty cycle and minimum off-time, t<sub>OFF(DMAX)</sub>, at maximum duty cycle:

$$t_{ON(DMAX)} = \frac{V_{CSN(MAX)}}{V_{IN(MIN)}} \times \frac{1}{f_{sw}} = \frac{10}{22} \times \frac{1}{2100 \times 10^3} = 216 \text{ ns}$$
(30)

$$t_{ON(DMIN)} = \frac{V_{CSN(MIN)}}{V_{IN(MAX)}} \times \frac{1}{f_{sw}} = \frac{7}{26} \times \frac{1}{2100 \times 10^3} = 128 \text{ ns}$$
(31)

### 7.2.2.3 Minimum Switching Frequency

Confirm minimum switching frequency at t<sub>ON(DMIN)</sub>, f<sub>SW(MIN)</sub>:

$$f_{sw(MIN)} = \frac{V_{CSN(MIN)}}{t_{ON(DMIN)} \times V_{IN(MAX)}} = \frac{7}{128 \times 10^{-9} \times 26} = 2100 \text{ kHz}$$
(32)

For the design specification,  $t_{ON(DMIN)} > t_{ON(MIN)}$  and  $f_{SW(MIN)} = f_{SW}$ .

### 7.2.2.4 LED Current Set Point

Solve for sense resistor, R<sub>CS</sub>:

$$R_{CS} = \frac{V_{IADJ}(MAX)}{14 \times I_{LED}(MAX)} = \frac{2.3}{14 \times 5} = 0.0329$$
(33)

A standard resistor of 33 m $\Omega$  with tolerance better than 1% and low temperature coefficient is selected. The power dissipated in R<sub>CS</sub> is calculated:

$$P_{\text{sense}} = D_{\text{PLMT}} \times R_{\text{CS}} \times I_{\text{LED}(\text{MAX})}^2 = 0.1362 \times 0.033 \times 5^2 = 0.1124 \text{ W}$$
(34)

A resistor with rated power of 250 mW and above must be selected.

A resistor divider network, with standard values 57.6 k $\Omega$  and 34 k $\Omega$ , from VCC pin to GND sets the nominal LED current reference voltage of 1.856 V. A 10-nF capacitor from IADJ pin to AGND pin is included to filter high frequency switching noise.



### 7.2.2.5 Inductor Selection

The inductor is selected to meet the recommended peak-to-peak voltage ripple, ΔV<sub>(CSP-CSN)</sub> of 20 mV:

$$L = \frac{V_{IN,MIN} - V_{CSN,MAX}}{\Delta i_L \times f_{SW}} \times \frac{V_{CSN,MAX}}{V_{IN,MIN}} = \frac{22 - 10}{800 \times 10^{-3} \times 2100 \times 10^3} \times \frac{10}{22} = 3.247 \times 10^{-6}$$
(35)

The closest standard capacitor is 3.3 µH.

- Lower inductor values increase the peak-to-peak inductor current, which minimizes size and cost at the expense of reduced efficiency and larger output capacitor.
- Higher inductance values decrease the peak-to-peak inductor current, which increases efficiency but reduces the operating range based on minimum sense voltage ripple, ΔV<sub>(CSP-CSN)</sub> specification.

### 7.2.2.6 Output Capacitor Selection

The minimum output capacitance is selected to meet the LED current ripple specification:

$$C_{\text{OUT}} = \frac{\Delta i_{\text{L}(\text{MAX})}}{8 \times f_{\text{SW}} \times r_{\text{D}(\text{MAX})} \times \Delta i_{\text{LED}}} = \frac{0.608}{8 \times 2100 \times 10^3 \times 0.5 \times 80 \times 10^{-3}} = 2.261 \times 10^{-6}$$
(36)

A standard 2.2-µF, 25-V X7R capacitor is selected.

#### 7.2.2.7 Bootstrap Capacitor Selection

A standard 0.1-µF, 16-V X7R capacitor is selected to support 2100-kHz switching frequency.

#### 7.2.2.8 Compensation Capacitor Selection

A compensation capacitor of 2.2 nF is selected to achieve balanced transient response between PWM dimming and shunt FET dimming.

#### 7.2.2.9 VIN Dropout Protection and PWM Dimming

The resistor divider,  $R_{UV1}$  and  $R_{UV2}$ , is set to meet  $V_{IN(UVLO,RISE)}$  and  $V_{IN(DO,FALL)}$  thresholds.

$$R_{UV2} = \frac{9}{10 \times 10^{-6}} - \frac{7}{10 \times 10^{-6}} - 10 \times 10^3 = 190 \times 10^3$$
(37)


$$R_{\rm UV1} = \frac{1.22}{9 - 1.22} \times 190 \times 10^3 = 29.8 \times 10^3$$
(38)

A standard value resistors of 191 k $\Omega$  and 29.4 k $\Omega$  are selected for R<sub>UV2</sub> and R<sub>UV1</sub>, respectively.

The external PWM dimming is achieved by controlling UDIM input. The device modulates the LED current based on the PWM duty cycle of the external signal, coupled through external diode.



### 7.2.3 Application Curves





### 7.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with *Absolute Maximum Ratings* and *Recommended Operating Conditions* in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded converter.

If the converter is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the converter. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an under-damped resonant circuit, resulting in overvoltage transients at the input to the converter or tripping UVLO. Additional bulk capacitance or an input filter can be required in addition to the ceramic bypass capacitors to address converter stability, noise, and EMI concerns.

### 7.4 Layout

### 7.4.1 Layout Guidelines

The performance of any switching converter depends as much on the layout of the PCB as the component selection. The following guidelines can help design a PCB with the best power converter performance.

- Place ceramic high-frequency bypass capacitors as close as possible to the TPS92642-Q1 VIN and PGND pins. Grounding for both the input and output capacitors must consist of localized top side planes that connect to the PGND pin.
- Place bypass capacitors for VCC close to the pins and ground the capacitors to device ground.
- Use wide traces for the C<sub>BST</sub> capacitor and R<sub>BST</sub> resistor. Place R<sub>BST</sub> and C<sub>BST</sub> network as close as possible to BST pin and SW pin.
- Differentially route the CSP and CSN pins to sense resistor. Route the traces away from noisy nodes, preferably through a layer on the other side of a shielding/ground layer.
- Use ground plane in one of the middle layers for noise shielding.
- Make VIN and ground connection as wide as possible. This action reduces any voltage drops on the input of the converter and maximizes efficiency.
- Keep switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

### 7.4.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt from pulsing currents in switching converters. The larger the area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to minimize radiated EMI is to identify the pulsing current path and minimize the area of the path. In buck converters, the pulsing current path is from the VIN side of the input capacitors through the HS switch, through the LS switch, and then returns to the ground of the input capacitor.

High-frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing ceramic capacitors as close as possible to the VIN and PGND pins is the key to EMI reduction.

The PCB copper connection of the SW pin to the inductor must be as short as possible and just wide enough to carry the LED current without excessive heating. Short, thick traces or, copper pours (shapes), must be used for high current conduction path to minimize parasitic resistance. Place the output capacitor close to the CSN pin and grounded closely to the PGND pin.

### 7.4.1.1.1 Ground Plane

TI recommends using one of the middle layers as a solid ground plane. The ground plane provides shielding for sensitive circuits and traces. the ground plane also provides a quiet reference potential for the control circuitry. Connect the GND, AGND and PGND pins to the ground plane using via right next to the bypass capacitors. PGND pins are connected to the source of the internal LS switch. They must be connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations.

Copyright © 2023 Texas Instruments Incorporated



### 7.4.2 Layout Example




Figure 7-9. TPS92642-Q1 Layout Example



### 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

DATE	REVISION	NOTES		
November 2023	*	Initial release		



### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92642QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	642Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **GENERIC PACKAGE VIEW**

### **PWP 16**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **PACKAGE OUTLINE**

## **PWP0016G**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.
- 6. Features may not present.




PowerPAD is a trademark of Texas Instruments.

## **PWP0016G**

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 10. Size of metal pad may vary due to creepage requirement.




## **PWP0016G**

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated