

支持均衡的 USB 3.0 单通道转接驱动器


查询样品: TUSB501

特性

- 积极低功耗架构(典型值):
 - 126mW 有源功耗
 - 在 U2/U3 中为 20mW
 - 无连接时为 3mW
- 自动低频率周期信号 (LFPS) 去加重 (DE) 控制
- 出色的抖动与损耗补偿
 - 32 英寸的 FR4 4 毫英寸带状线
 - 长度 3m 的 30 美制电线标准 (AWG) 电缆
- 集成型终端
- 小型 2mm × 2mm 四方扁平无引线 (QFN) 封装
- 可选接收器均衡、发射器去加重和输出摆动
- 支持热插拔
- 静电放电 (ESD) 保护 ±5kV 人体模型 (HBM)

应用范围

手机、计算机、扩展坞、电视、有源电缆、背板



说明

TUSB501 是一款 3rd代 3.3V USB 3.0 单通道转接驱动 器。 当 5Gbps 超高速 USB 信号由印刷电路板 (PCB) 或电缆传播时,信号完整性会由于损耗和符号间干扰而 降级。 TUSB501 通过采用补偿通道损耗的均衡来恢复 进入的数据,并且使用一个高差分电压来向外驱动信 号。 这样扩展了可能的通道长度,并且使系统能够符 合 USB3.0 兼容性。 TUSB501 高级状态机使得它对于 主机和器件透明。

加电后,TUSB501 在TX对上定期执行接收器检测。 如果它检测到一个超高速 USB 接收器, RX 端接被启 用,TUSB501 为转接驱动做好准备。

接收器均衡器具有三个由引脚 EQ 控制的增益设 置: 3dB, 6dB 和 9dB。 这应该在 TUSB501 之前根 据损耗量设定。 相似地,输出驱动器支持去加重和输 出摆动配置(引脚 DE 和 OS)。 这些设置使得 TUSB501 可被灵活地放置在超高速 USB 路径上,并 具有最优性能。

与之前几代产品相比,TUSB501 在全部链路状态下功 耗减少,一个更加强大的 OS 选项,经改进的接收器 均衡设置和一个智能 LFPS 控制器。 这个控制器感测 低频信号,并且自动禁用驱动器去加重,以实现 USB 3.0 兼容性。


TUSB501 被封装在小型 2mm x 2mm 四方扁平无引线 (QFN) 封装内, 并在 -40°C 至 85°的工业用温度范围 内运行。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PIN FUNCTIONS

F	PIN				
NAME			DESCRIPTION		
RXP	2				
RXN	3	D:# :: 1.1/0	Differential input pair for 5 Gbps SuperSpeed USB signals.		
TXN	6	Differential I/O	Differential entertaining of Object Our and HOD since It		
TXP	7		Differential output pair for 5 Gbps SuperSpeed USB signals.		
EQ	5		Sets the receiver equalizer gain. 3-state input with integrated pull-up and pull-down resistors.		
DE	8	CMOS Input	Sets the output de-emphasis gain. 3-state input with integrated pull-up and pull-down resistors.		
os	4		Sets the output swing (differential voltage amplitude). 2-state input with an integrated pull-down resistor.		
VCC	1	Dower	3.3-V power supply		
GND	Thermal Pad	Power	Reference ground		



DEVICE CONFIGURATION

Table 1. Control Pin Effects (Typical Values)

PIN	DESCRIPTION	LOGIC STATE	GAIN
EQ		Low	3 dB
	Equalization Amount	Floating	6 dB
		High	9 dB

PIN	DESCRIPTION	LOGIC STATE	OUTPUT DIFFERENTIAL VOLTAGE FOR THE TRANSITION BIT
OS	Output Swing	Low	930 mV _{pp}
	Amplitude	High	1300 mV _{pp}

PIN	DESCRIPTION	LOGIC STATE	DE-EMPHASIS RATIO		
	DESCRIPTION	LOGIC STATE	FOR OS = LOW	FOR OS = HIGH	
DE	De-Emphasis Amount	Low	0 dB	–2.6 dB	
		Floating	−3.5 dB	–5.9 dB	
		High	−6.2 dB	-8.3 dB	

⁽¹⁾ Typical values

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
Supply voltage range (2)	V _{CC}	-0.5	4	V	
Voltage range at any input or output terminal	Differential I/O	-0.5	4	V	
	CMOS inputs	-0.5	$V_{CC} + 0.5$	V	
	Human body model (all pins) (3)		±5	1.3.7	
Electrostatic discharge	Charged-device model (all pins) (4)		±1.5	kV	
Storage temperature, T _{STG}		-65	150	°C	
Maximum junction temperature, T _J			105	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC(1)	TUSB501	
	THERMAL METRIC ⁽¹⁾	DRF	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	102.4	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	90.3	
θ_{JB}	Junction-to-board thermal resistance	21.2	۰۵۸۸
ΨЈТ	Junction-to-top characterization parameter	70	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.6	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	70.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to the GND terminals.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-B.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101-A.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Main power supply	3	3.3	3.6	V
T _A	Operating free-air temperature	-40		85	°C
C _{AC}	AC coupling capacitor	75	100	200	nF

POWER SUPPLY CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽²⁾	UNIT	
I _{CC-ACTIVE}	Average estive current	Link in U0 with SuperSpeed USB data transmission, OS = Low		38.1		38.1	A
	Average active current	Link in U0 with SuperSpeed USB data transmission, OS = High		43.8	65	mA	
I _{CC-IDLE}	Average current in idle state	Link has some activity, not in U0, OS = Low		29.8		mA	
I _{CC-U2U3}	Average current in U2/U3	Link in U2 or U3		6.1		mA	
I _{CC-NC}	Average current with no connection	No SuperSpeed USB device is connected to TXP, TXN		1.3		mA	
P _D	Power Dissipation in U0	OS = Low		126		m\\/	
		OS = High		145	234	mW	

 $[\]begin{array}{ll} \hbox{(1)} & \hbox{TYP values use V}_{CC} = 3.3 \ \hbox{V, T}_{A} = 25 ^{\circ} \hbox{C.} \\ \hbox{(2)} & \hbox{MAX values use V}_{CC} = 3.6 \ \hbox{V, T}_{A} = -40 ^{\circ} \hbox{C.} \\ \end{array}$

DC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3-State	CMOS Inputs (EQ, DE)					
V _{IH}	High-level input voltage		2.8			V
V _{IM}	Mid-level input voltage			V _{CC} / 2		V
V _{IL}	Low-level input voltage				0.6	V
V _F	Floating voltage	V _{IN} = High impedance		V _{CC} / 2		V
R _{PU}	Internal pull-up resistance			190		kΩ
R _{PD}	Internal pull-down resistance			190		kΩ
I _{IH}	High-level input current	V _{IN} = 3.6 V			36	μΑ
I _{IL}	Low-level input current	V _{IN} = GND, V _{CC} = 3.6 V	-36			μΑ
2-State	CMOS Input (OS)					
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.5	V
V _F	Floating voltage	V _{IN} = High impedance		GND		V
R _{PD}	Internal pull-down resistance			270		kΩ
I _{IH}	High-level input current	V _{IN} = 3.6 V			26	μA
I _{IL}	Low-level input current	V _{IN} = GND	-1			μA



AC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Differential	Receiver (RXP, RXN)	-				
V _{DIFF-pp}	Input differential voltage swing	AC-coupled differential peak-to-peak signal	100		1200	mV_{pp}
V _{CM-RX}	Common-mode voltage bias in the receiver (DC)			3.3		V
Z _{RX-DIFF}	Differential input impedance (DC)	Present after a SuperSpeed USB device is detected on TXP/TXN	72	91	120	Ω
Z _{RX-CM}	Common-mode input impedance (DC)	Present after a SuperSpeed USB device is detected on TXP, TXN	18	22.8	30	Ω
Z _{RX-HIGH-} IMP-DC-POS	Common-mode input impedance with termination disabled (DC)	Present when no SuperSpeed USB device is detected on TXP, TXN. Measured over the range of 0-500 mV with respect to GND.	25	35		kΩ
V _{RX-LFPS-} DET-DIFF-pp	Low Frequency Periodic Signaling (LFPS) Detect Threshold	Below the minimum is squelched	100		300	mV_pp
Differential	Transmitter (TXP, TXN)					
\ /	Transmitter differential voltage swing	OS = Low, No load		930		\/
V _{TX-DIFF-PP}	(transition-bit)	OS = High, No load		1300		mV_{pp}
V _{TX-DE-}	Transmitter de-emphasis	DE = Floating, OS = Low		-3.5		dB
C _{TX}	TX input capacitance to GND	At 2.5 GHz		1.25		pF
Z _{TX-DIFF}	Differential impedance of the driver		75	93	125	Ω
Z _{TX-CM}	Common-mode impedance of the driver	Measured with respect to AC ground over 0-500 mV	18.75		31.25	Ω
I _{TX-SC}	TX short circuit current	TX ± shorted to GND			60	mA
V _{CM-TX}	Common-mode voltage bias in the transmitter (DC)		1.2		2.5	V
V _{CM-TX-AC}	AC common-mode voltage swing in active mode	Within U0 and within LFPS			100	mV_{pp}
V _{TX-IDLE-} DIFF -AC-pp	Differential voltage swing during electrical idle	Tested with a high-pass filter	0		10	mV_{pp}
V _{TX-CM-} DeltaU1-U0	Absolute delta of DC CM voltage during active and idle states	Restrict the test condition to meet 100 mV			100	mV
V _{TX-idle-diff-} DC	DC electrical idle differential output voltage	Voltage must be low pass filtered to remove any AC component	0		12	mV
Differential	Transmitter (TXP, TXN)					
t _R , t _F	Output rise, fall time see Figure 4	20%-80% of differential voltage measured 1 inch from the output pin		80		ps
t _{RF-MM}	Output Rise, Fall time mismatch	20%-80% of differential voltage measured 1 inch from the output pin			20	ps
t _{diff-LH} , t _{diff-HL}	Differential propagation delay see Figure 2	De-emphasis = -3.5 dB propagation delay between 50% level at input and output		290		ps
t _{idleEntry} , t _{idleExit}	Idle entry and exit times see Figure 3			3.6		ns



AC ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Timing						
t _{READY}	Time from power applied until RX termination	Apply 0 V to VCC, connect SuperSpeed USB termination to TX±, apply 3.3 V to VCC, and measure when Z _{RX-DIFF} is enabled.		9		ms
Jitter						
T _{JTX-EYE}	Total jitter (1) (2)	EQ = Floating, OS = High,		0.213		UI ⁽³⁾
D _{JTX}	Deterministic jitter (2)	DE = High		0.197		UI ⁽³⁾
R_{JTX}	Random jitter (2) (4)	See Figure 1.		0.016		UI ⁽³⁾

- Includes R_J at 10⁻¹².
- Measured at the ends of reference channel in Figure 1 with K28.5 pattern, V_{ID} = 1000 m V_{pp} , 5 Gbps, -3.5 dB de-emphasis from source.
- UI = 200 ps.
- (2) (3) (4) R_i calculated as 14.069 times the RMS random jitter for 10⁻¹² BER.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Jitter Measurement Setup




Figure 2. Propagation Delay



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. Electrical Idle Mode Exit and Entry Delay




Figure 4. Output Rise and Fall Times




Figure 5. Transmitter Differential Voltage, OS = L



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Input for Typical Output Measurement at TUSB501 at $T_A = 25$ °C



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 7. Typical Output Eye for Jitter Measurement Setup in Figure 1 at $T_A = 25^{\circ}$ C, DE = HIGH, OS = HIGH, EQ = NC

ZHCSBD9A - AUGUST 2013-REVISED AUGUST 2013



REVISION HISTORY

Changes from Original (August 2013) to Revision A			
•	Changed 从产品预览改为生产数据		1



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TUSB501DRFR	ACTIVE	WSON	DRF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T501	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jul-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB501DRFR	WSON	DRF	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jul-2019




*All dimensions are nominal

Ī	Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TUSB501DRFR	WSON	DRF	8	3000	210.0	185.0	35.0	

DRF (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Ç. Quad Flatpack, No-Leads (QFN) package configuration.
- The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-229.



DRF (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206840/H 12/14

NOTE: A. All linear dimensions are in millimeters



DRF (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司