Analog Engineer's Circuit **DAC Force and Sense Reference Drive Circuit**



Paul Frost


Design Goals

DAC Output Range	DAC V _{REF} H Input Voltage	DAC V _{REF} L Input Voltage
–5V to 5V	5V	–5V

Design Description

High-precision digital-to-analog converters (DACs) used in applications like *magnetic resonance imaging (MRI) machines* and *arbitrary waveform generators (AWG)* generally require a high-precision voltage reference. A cause of common issues with these systems is the undesired series resistance on the reference input of the DAC. The resistance will induce a DAC input-code dependent voltage potential across them as the input current of the R-2R ladder changes based on the code. The end result is that the reference voltage will seem to change based on the DAC code, which will cause a bow shaped integrated non-linearity error curve.

To remedy this issue, high-precision DACs often feature a reference force and sense pin for each of the reference inputs ($V_{REF}H$ and $V_{REF}L$). While these pins are essentially just two parallel connections with individual series resistance to the reference input nodes of the R-2R ladder, the addition of an external unity-gain reference buffer will allow the voltage at the node to be compensated by the amplifier. The small bias current flowing into the op amp inverting input will generate a minimum voltage across the series resistance of the sense input, while output of the op amp can source the current required by the R-2R ladder.



Design Notes

- The reference selected only has a positive 5-V output, necessitating an inverting amplifier to generate the V_{REF}- value. The resistors R₁ and R₂ also create a current path from the reference output to a –5V potential. This current is provided by the voltage reference. The current can be limited by increasing the values of R₁ and R₂, at the expense of additional noise being created by the circuit. The current noise of the amplifier and the thermal noise of the resistors contribute to the total noise of the circuit.
- 2. The noise of the reference is reduced by adding C_{FILT}, which filters the noise generated by the band gap of the internal reference. The output of the reference also requires a capacitor (C_L) with a minimum equivalent

1



series resistance (ESR). It is possible to create this resistance on the PCB with an extended trace, shown as R_{ESR} .

 The noise of the DAC is primarily created by the thermal noise of the resistor ladder. Thermal noise is calculated using the following the equation, where K_b is Boltzmann's constant, T is the temperature in kelvin, R is the resistance of the ladder, and F is the frequency range.

$$V_{\text{NOISE}} = \sqrt{4 \cdot K_b \cdot T \cdot R \cdot \Delta F}$$

The DAC8871 typical output impedance of approximately $6.25k\Omega$, and assuming room temperature operation, has a thermal noise that can be calculated as shown in the following equation:

 $V_{\text{NOISE}} = \sqrt{4 \cdot 1.38 \cdot 10^{-23}} \text{ J} / \text{K} \cdot 300 \text{ K} \cdot 6.25 \text{ k}\Omega \cdot 1\text{Hz}$ = 10.17 nV / $\sqrt{\text{Hz}}$


Design Steps

- The DAC is selected for its resolution, accuracy, and noise performance. The resolution may be dependent on the application, but it is common to see 16-bit or greater resolution in this circuit. Errors in the output of the DAC are considered non-linearity errors. Non-linearity errors are expressed as integrated non-linearity error (INL) and differential non-linearity error (DNL). Assuming an ideal reference on the input of the DAC, the INL and DNL errors of the system will be caused by resistor inaccuracies of the R-2R ladder.
- 2. The reference is selected based on the accuracy, thermal drift, and noise requirements of the application. The output voltage accuracy is generally specified as a percentage. The thermal drift is specified in units of ppm/°C (parts-per-million). The noise of the circuit has two specification: the low-frequency noise, usually specified in V_{PEAK-PEAK} over a limited frequency domain (0.1Hz to 10Hz), and the total integrated noise, specified in V_{RMS}.
- 3. The op amp used to invert the reference voltage should be selected on its noise performance. The amplifier will contribute noise to the system in two ways, its voltage noise and current noise. The contribution from the voltage-noise can be minimized by selecting a bipolar input amplifier, which generally have a low voltage noise. Bipolar input amplifiers also have higher current noise than CMOS input amplifiers, but the current noise is converted to voltage noise via the resistors R₁ and R₂ of the circuit. By minimizing the resistance of those components, the current noise contribution of the amplifier can be minimized.
- 4. The amplifiers selected to drive the force and sense inputs of the DAC should be selected according to fast settling and bandwidth. When the DAC is updated with a new input code, the switches in the R-2R resistor ladder will cause a sudden change in current that is being demanded from the reference inputs. This results in a transient on the reference inputs that will also be conveyed on the DAC output. If the reference buffer amplifiers can settle quickly, the error on the output will be minimized. In addition, the voltage noise of these amplifiers will contribute to the total noise of the system. For this reason a bipolar or JFET input amplifier should be selected.
- 5. Select an output buffer if the circuit is desired to drive a load. The DAC8871 is an unbuffered device, meaning that the output of the DAC is a node on the resistor ladder. This amplifier is selected based on the requirements of the load: such as current output capability, capacitive load stability, slew-rate, and voltage range.
- 6. The capacitors C_{FILT} and C_L are low-ESR, ceramic type capacitors. The voltage rating of the capacitors needs to be compliant with the 5-V reference output.

Reference Buffer Load Transient


The reference buffer must be able to quickly source transient currents necessary for the R-2R ladder when the DAC changes codes. Given the architecture of the DAC8871, the maximum transient current would occur when the DAC transitions from zero- or full-scale code to the mid-scale. This transient is simulated with a current source between the $V_{REF}H$ and $V_{REF}L$ inputs. The following simulation shows the differential reference voltage during the current transient, simulated with the OPA828 and OPA227. This shows that the reference error magnitude and duration is reduced with the OPA828.





Reference Buffer Total Noise

The total noise generated by the circuit is shown in the following simulation. The reference, inverting amplifier, and reference buffers each contribute to the noise. Note that the V_{REF} - input has greater noise due to the contribution of the inverting amplifier and the discrete resistors in its feedback network.



3

Design Featured Devices



Design Fedured Devices				
Device	Key Features	Link	Other Possible Devices	
DAC8871	16-bit, single-channel, serial-interface, high- voltage, bipolar-output DAC	16-Bit Single Channel, Serial Interface, ±18V (High Voltage Bipolar) Output DAC	Precision DACs (≤10 MSPS)	
OPA828	Low-offset, low-drift, low-noise, 45-MHz bandwidth, JFET-input operational amplifier	High-speed (45MHz and 150V/µs), 36V, low-noise (4nV/√Hz) RRO JFET operational amplifier	Precision op amps (Vos < 1mV)	
OPA221	Low-power, 1.1nV/√Hz noise, high- performance operation amplifier	1.1nV/rtHz Noise, Low-Power, Precision Operational Amplifier	Precision op amps (Vos < 1mV)	
REF6050	Low-noise, high-precision, 5-V output voltage reference	5V, 5ppm/°C high-precision voltage reference with integrated buffer and enable pin	Series voltage references	

Trademarks

All trademarks are the property of their respective owners.

4

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated