

LM5039

Average Current Limit Balances Center Point of Half-Bridge Input Caps



Literature Number: SNVA607

Average Current Limit Balances Center Point of Half-Bridge Input Caps

— By Ajay Hari, Senior Applications Engineer and Robert Oppen, Design Manager

Introduction

Power converters based on the half-bridge topology are widely employed in the power supply industry and are increasingly popular in telecom industry-standard quarter- and eighth-brick formats. The half-bridge topology offers high efficiency due to its transformer's double-ended nature and good power handling up to 500W. It has the least primary device ratings compared to any isolated topology. The half-bridge topology ideally requires only one-half the voltage ratings for its input capacitors when compared to a full bridge. However, during an extended overload condition, with traditional cycle-by-cycle current limiting, the center point of the half-bridge capacitive divider drifts either towards the input voltage or the ground. This leads to the saturation of the power transformer and requires the input capacitors to be rated to at least the input voltage.

From both performance and cost perspectives, these limitations are undesirable.

To overcome these limitations, average current limit is proposed. Average current limit balances the center point of the half-bridge capacitor divider and avoids its drift during an overload condition. Further, it does not alter the feed-forward voltage-mode control typically employed for the half bridge. It also retains the features of a standard current limit, such as cycle-by-cycle protection, fast response time during an overload event, and hiccup-mode restart.

Operation of a Half-Bridge Topology

A simplified schematic of a half-bridge topology is shown in **Figure 1**. The input capacitors C1 and C2, which form one-half of the bridge, are arranged in series such that the mid-point is at half the input voltage.




Figure 1. Simplified Schematic of a Half-Bridge Topology




Maximize Efficiency. Minimize Downtime.

Energy-Efficient Wired and Data Center Applications

As data center energy consumption continues to grow worldwide, IT and facilities professionals search for new ways to reduce power demands in existing and new installations. Networking and server systems designers are tasked with increasing performance and reliability, as well as decreasing system power consumption and reducing operating expenses. National Semiconductor's power management, monitoring and control, and interface products deliver energy-efficient, cost-effective solutions for critical communications systems.

- ✓ Subsystem solutions
- ✓ Online design tools
- ✓ Reference designs



Shown: Data Center Equipment Diagram

Energy-Efficient

High-efficiency PowerWise® Point-of-Load ICs, such as the new LM27402 and the stackable LM3753 and LM3754 reduce power consumption and thermal dissipation.

Highly Reliable

PCB protection and monitoring ICs, such as the new LM25066, and system monitors like the new LM96080, ADC128D818, and LMV7231, maintain system health, while repeaters like the DS50PCI402 ensure signal integrity for overall system reliability.

Truly Cost-Efficient

National offers integrated solutions, such as the LM5035C, LM5039, and LM25066 to help reduce design complexity and time to market while enabling smaller form factors and lower system costs.

Average Current Limit Balances Center Point of Half-Bridge Input Caps

The other half of the bridge is formed by the switches Q1 and Q2. Switches Q1 and Q2 are turned on alternatively with a pulse width determined by the input and output voltages and the transformer turns ratio. When turned on, each switch applies one-half of the input voltage to the primary transformer. The resulting secondary voltage is then rectified and filtered with an LC filter to provide a constant output voltage.

Typically, half-bridge power converters are controlled using voltage-mode control. As with any other double-ended topologies, such as push-pull or full-bridge, the half-bridge topology is also susceptible to transformer core saturation. In peak current-mode control for a given load, the Pulse-Width Modulation (PWM) cycle is terminated at the same current peak. If volts applied to the transformer in one phase are different from the other, peak current-mode control adjusts the on-time to terminate at the same peak. Thereby, it balances the volt-second product in both of the phases and avoids transformer core saturation in both the push-pull and full-bridge topologies. However, this technique is not applicable to the half-bridge topology because of the soft center-point voltage of the half-bridge capacitor divider. Any on-time imbalance—which is inherent in peak current-mode control—will result in the center point drifting towards either the ground or the input voltage. And peak current-mode control merely reinforces this trend which leads to unregulated output voltage and, possibly, transformer saturation.

In voltage-mode control of the half-bridge topology, if one phase is on longer—whether due to device or timing mismatch—then the voltage applied to the transformer is lower because the capacitors are on longer and are discharged further. The volt-second product applied to the transformer from one phase to another is thus balanced. The drift of the center point of the capacitor divider acts as a negative feedback, avoiding transformer saturation.

Why Average Current Limit?

During an overload event in a conventional cycle-by-cycle current limit implementation, the PWM cycle is terminated by the current sense comparator instead of the PWM comparator. This is similar to peak current-mode control. As previously explained, peak current-mode control inherently results in unequal pulse widths resulting in an imbalance at the center point of the half-bridge capacitor divider. **Figure 2** shows the waveforms of a half-bridge topology employing traditional cycle-by-cycle current limit. The zoomed SW-node waveform in **Figure 2** shows unequal pulse widths causing the center point of the half-bridge capacitor divider to drift. To overcome this drawback, a current limit circuit which balances the pulse widths and hence balances the input capacitor divider is needed. This can be achieved by emulating voltage-mode control during current limit.




Figure 2. Current Limit Waveforms of Half-Bridge Topology Employing Peak Cycle-by-Cycle Current Limit

Average Current Limit Balances Center Point of Half-Bridge Input Caps




Figure 3. Average Current Limit Circuit Implementation in LM5039 Half-Bridge Controller

Average Current Limit Implementation

In the LM5039 half-bridge controller, the Average Current Limit (ACL) is implemented by monitoring the voltage at the CS pin with two comparators with different reference voltages. As shown in **Figure 3**, the ACL comparator has a threshold that is set to 0.5V and is used to implement a slower average current limit. The cycle-by-cycle current limit comparator has a threshold of 0.6V and is used to provide instant protection to the power converter. When the 0.5V threshold is crossed at the CS pin, the ACL comparator enables a current source to charge the ACL pin as long as the CS pin is above 0.5V. This quickly charges the ACL capacitor to a level that will eventually terminate the PWM cycle by pulling down the internal COMP node. This allows the ACL comparator to take control of the current limit every cycle instead of the 0.6V cycle-by-cycle current limit comparator. The ACL capacitor provides an averaged signal that pulls down the internal COMP to ensure that equal pulse widths are delivered to both phases of the half-bridge in current limit. This approach to the current limit implementation is similar to the voltage-mode control.

The ACL capacitor should be selected for minimum ripple. Ripple on the ACL capacitor will result in ripple at the center point of the half-bridge capacitor divider. It should also be noted that a large value of the ACL capacitor can slow down the time taken for the ACL circuitry to take control. Therefore, the peak cycle-by-cycle current limit is in control longer, resulting in a drift at the half-bridge center-point voltage.

The response of the average current limit circuitry is the same whether the short is a soft or hard short. During an overload event, the ACL circuitry converts the power supply into a constant current source such that the average output current is equal to:

$$I_{OUT} = \left(\frac{N_{PRI}}{N_{SEC}} \right) \times \frac{500 \text{ mV}}{R_{CS}} \times CT_{TURNS}$$

Where N_{PRI} and N_{SEC} are primary and secondary turns of the power transformer, R_{CS} is the current sense resistor, and CT_{TURNS} is the number of turns of the current sense transformer. This scheme is often known as “brickwall” current limiting.

The brickwall current limiting feature is highly desirable because of the predictability of the onset of the current limit at different input line voltages. However, in a fixed-frequency converter, the average output current exhibits a tail in hard-short conditions.




Figure 4. V_{OUT} vs I_{OUT} Curve Illustrating Brickwall Current Limiting

The peak output-inductor current creeps up during the on-time and does not have enough off-time to come back down. The minimum achievable on-time is limited due to propagation and turn-off delays. To avoid the output current tail when the power converter is in average current limit, the LM5039 controller's oscillator frequency is proportionally decreased. In a hard-short condition, the oscillator frequency is reduced to one-third the oscillator frequency set by the RT resistor. The frequency foldback is implemented only in the ACL condition and does not affect the AC response of the control loop. A V_{OUT} vs. I_{OUT} curve, shown in **Figure 4**, illustrates the brickwall current limiting.

Results

It can be observed from **Figures 5** and **6** that the center point of the half-bridge capacitor divider is balanced in both soft-short and hard-short conditions. In both of the waveforms, it can be seen that prior to the ACL capacitor charging, the center point starts to drift, but once the ACL circuit is in control, the center point is balanced. From the zoomed trace, it is also clear that the average current limit circuitry maintains equal pulse width to both of the phases of the half bridge.

The ACL capacitor charges faster in a soft-short condition compared to a hard-short condition owing to the difference in pulse widths in both of these conditions. Frequency foldback can also be seen in **Figure 6** by closely observing the zoomed switch node waveform.

Summary

Traditional peak current cycle-by-cycle current limiting will cause the center point of the half-bridge capacitor divider to drift towards the input rail or ground. To avoid this, in the LM5039 PWM controller, a combination of peak current and average current limiting has been implemented. While the peak current limiting gives the instantaneous protection to the power converter, the average current limiting takes the control of current limiting in few cycles and prevents the voltage drift in




Figure 5. Balanced Half-Bridge Capacitor Waveform in a Soft-Short Condition Employing Average Current Limit




Figure 6. Balanced Half-Bridge Capacitor Waveform in a Hard-Short Condition Employing Average Current Limit

the center point of the half-bridge capacitor divider. The average current limit is activated only during an overload condition and it does not affect the typical feed-forward control employed for the half-bridge topology or interfere with the AC response of the loop.

Visit national.com/comms to learn more about current limiting schemes and National's complete family of isolated PWM controllers.

Power Design Tools



Design, build, and test analog circuits in this online design and prototyping environment.
national.com/webench



Expand your knowledge and understanding of analog with our free online educational training tool.
national.com/training



National's monthly analog design technical journal.
national.com/edge

Tools for Energy-Efficient Designs

Access white papers, reference designs, and application notes on PowerWise® products and systems.
national.com/powerwise

National Semiconductor
2900 Semiconductor Drive
Santa Clara, CA 95051
1 800 272 9959

Mailing address:
PO Box 58090
Santa Clara, CA 95052

Visit our website at:
national.com

**For more information,
send email to:**
new.feedback@nsc.com

Don't miss a single issue!

Subscribe now to receive email alerts when new issues of Power Designer are available:

national.com/powerdesigner

Read our Signal Path Designer® online today at:

national.com/spdesigner



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated