

# Module 10

**Quiz: Debugging Real-time Systems** 



## **Quiz: Debugging Real-time Systems**

#### Q1 Debugging Dump

```
There are two 8-bit arrays.

#define SIZE 1000

uint8_t P2buf[SIZE];

uint8 t P3buf[SIZE];
```

Write C code that dumps one instance of Port 2 input and Port 3 output into these arrays. Stop recording when the buffers are full. You can use pointer or index access to the arrays. The initialization need not fill the arrays; just initialize the index/pointers. The following are the prototypes of the functions you need to write.

```
void Debug_Init(void);
void Debug_Dump(void);
```

#### Q2 Intrusiveness

Consider the following compiler generated output for **Buffer[I]=x**;

```
ldr r0, [pc, #0x5c]
000004bc:
            4817
000004be:
            4A18
                         ldr r2, [pc, #0x60]
000004c0:
            9900
                         ldr r1, [sp]
000004c2:
            6800
                         ldr r0, [r0]
000004c4:
            F8421020
                         str r1, [r2, r0, 1s1 #2]
Consider the following compiler generated output for *pt=x;
                         ldr r1, [pc, #0x3c]
000004e4:
            490F
000004e6:
            9800
                         ldr r0, [sp]
000004e8:
            6809
                         ldr r1, [r1]
000004ea:
            6008
                         str r0, [r1]
```

Both pieces of C code store one 32-bit data into the buffer. Considering just this part of the code, which approach is less intrusive? Why?

### **Qu3** Interrupts

List all the conditions that must be true for a SysTick interrupt to be generated? Does it matter the order in which these conditions occur?

#### **Q4** Interrupts

List the steps occurring in the context switch as the processor suspends the main program and launches an ISR.


#### **Q5** Priority

Assume there are two interrupts running on the system. The SysTick interrupt has priority 2 and the Timer32 interrupt has priority 3.

- a) What happens if the two requests occur at the same time?
- b) What happens if SysTick occurs first, and while running the SysTick ISR, the Timer32 is triggered?
- c) What happens if Timer32 occurs first, and while running the Timer32 ISR, the SysTick is triggered?

#### Q6 SysTick

Make MSP432 Port 6 pins 3, 2 be output and make pin 0 be input. Design a software system that creates squarewaves out of P6.3 and P6.2 at 1 kHz if P6.0 is high. When oscillating, make P6.3 out of phase with P6.2. If P6.0 is low, clear both P6.3 and P6.2 low. You must use SysTick interrupts at priority 0. Assume the microcontroller is running at 3 MHz. The main program initializes the port and SysTick, but the main loop of the system is free to do other unrelated tasks.



#### Q7 Flash

For each of the following operations, specify whether the operation is *fast* (order of 10ns), *medium* (order of 100µs), or *slow* (order of 10s). Choose the closest answer for each

- a) Erasing Flash ROM
- b) Programming, writing bits to 0
- c) Reading bits that are 0
- d) Reading bits that are 1

#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated