

PMP15006 Test Results

Test Data

PMP15006

Table of Content

Circuit Description	3
Power Specification.....	3
Board Photo (with LM5017 WSON Package)	3
Thermal Image of the EVM at 18VIN & $I_{PRI}=I_{SEC}=0.25A$	4
Thermal Image of the EVM at 30VIN & $I_{PRI}=I_{SEC}=0.25A$	5
Efficiency Data.....	6
Load Regulation Data.....	7
Line Regulation Data	8
Start Up	9
Load Transients	10
V_{SEC} Load Step @ $I_{PRI}=0-A$	10
V_{SEC} Load Step @ $I_{PRI}=250-mA$	10
V_{PRI} Load Step @ $I_{SEC}=0-A$	11
V_{PRI} Load Step @ $I_{SEC}=250-mA$	11
SW Node and Output Voltage Ripple Waveforms.....	12
Short Circuit Test	12
Secondary Side Short Circuit Test	12
Primary Side Short Circuit Test	13


Circuit Description

PMP15006 is a miniature (15 mm X 15 mm) Fly-Buck™ reference design using the LM5017. The primary and secondary outputs are set +/-5V nominal. This ultra-compact design accommodates an input voltage range from 18V to 30V, and a nominal input voltage of 24V. The primary side is set at 5.3V using feedback resistors and the secondary isolated side will supply -5V. The transformer used is a 33uH, LPD8035V coupled inductor from Coilcraft, with a turns-ratio of 1:1, and the maximum operating current on both the primary and secondary rails is set at 250mA each. The switching frequency is set at 475 kHz.


Power Specification

V_{IN} Min.	18-V
V_{IN} Max.	30-V
V_{OUT,PRI}	~ 5-V (±1%)
V_{OUT,SEC}	- 5-V (±10%) (Unbalanced Loads)
	- 5-V (±5%) (Balanced Loads)
I_{OUT,PRI}	0-A-0.250-A
I_{OUT,SEC}	0-A-0.250-A
Approximate Switching Frequency	≈475 KHz


Board Photo (with LM5017 WSON Package)



Thermal Image of the EVM at 18VIN & $I_{PRI}=I_{SEC}=0.25A$




- IC view
- IC Top case temperature = 52.2 degC
- Secondary Rectifier Diode = 61.6 degC (Hottest Component)




- Coupled Inductor View
- Coupled Inductor Case Temperature = 59.5 degC (Hottest Component)

Thermal Image of the EVM at 30VIN & $I_{PRI}=I_{SEC}=0.25A$



- IC View
- IC Top Case Temperature = 58 degC
- Secondary Rectifier Diode = 64.4 degC (Hottest Component)



- Coupled Inductor View
- Coupled Inductor Case Temperature = 61.3degC (Hottest component)

Efficiency Data




Figure 1. Efficiency with I_{PRI} set at 0A load and I_{SEC} increasing from 0.025A to 250mA




Figure 2. Efficiency with I_{SEC} set at 0A load and I_{PRI} increasing from 0.025A to 250mA




Figure 3. Efficiency with I_{PRI} = I_{SEC} = Load Current increased from 0.025A to 0.25A on each rail




Figure 4. Efficiency with I_{PRI} set at 250mA load and I_{SEC} increasing from 0A to 250mA




Figure 5. Efficiency with I_{SEC} set at 250mA load and I_{PRI} increasing from 0A to 250mA

Load Regulation Data

Dotted line plots (- - -) show V_{PRI} and the solid line plots show V_{SEC} (Magnitude) (unless specified otherwise).

Legend: **Black:** $V_{IN} = 18V$ **Red:** $V_{IN} = 24V$ **Grey:** $V_{IN} = 30V$




Figure 6. Load Regulation with I_{PRI} set at 0A and I_{SEC} increasing from 0A to 250mA

Figure 7. Load Regulation with I_{SEC} set at 0A and I_{PRI} increasing from 0A to 250mA




Figure 8. Load Regulation with $I_{PRI} = I_{SEC} = \text{Load Current}$ increased from 0A to 0.25A on each rail




Figure 9. Load Regulation with I_{PRI} set at 250mA load and I_{SEC} increasing from 0A to 250mA

Figure 10. Load Regulation with I_{SEC} set at 250mA load and I_{PRI} increasing from 0A to 250mA

Line Regulation Data

Dotted line plots (- - -) = V_{PRI} and the solid line plots = V_{SEC} (Magnitude) (unless specified otherwise).




Figure 11. Line Regulation with $I_{SEC} = I_{PRI}$ (Balanced Loads)




Figure 12. Line Regulation with $I_{SEC} \neq I_{PRI}$ (Unbalanced Loads; Unloaded one rail with maximum load on the other rail)

Start Up

Test condition: $V_{IN} = 24V$, both outputs set at No load (0mA on Primary and Secondary).

C1 (Yellow) – V_{IN}

C2 (Red) – I_{SEC} : Secondary DC Current

C3 (Blue) – V_{SEC} (-5.25V)

C4 (Green) – V_{PRI} (5.35V)



Figure 13. Startup at No load

Test condition: $V_{IN} = 24V$, both outputs set at Full load (250mA (magnitude) on Primary and Secondary).

C1 (Yellow) – V_{IN}

C2 (Red) – I_{SEC} : Secondary DC Current

C3 (Blue) – V_{SEC} (-5V)

C4 (Green) – V_{PRI} (5.35V)



Figure 14. Startup at Full load

Load Transients

V_{SEC} Load Step @ $I_{PRI} = 0\text{-A}$

Test condition: $V_{IN} = 24\text{V}$ with I_{PRI} set to 0A .

CH2 (Red) - I_{SEC} = load step from 62.5mA to 187.5mA (magnitude) with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 184\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = 25\text{mV}$ peak to peak




Figure 15. Secondary Side Load Transient at No load on Primary

V_{SEC} Load Step @ $I_{PRI} = 250\text{-mA}$

Test condition: $V_{IN} = 24\text{V}$ with I_{PRI} set to 250mA (Maximum Load).

CH2 (Red) - I_{SEC} = load step: 62.5mA to 187.5mA (magnitude) with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 192\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} < 30\text{mV}$ peak to peak




Figure 16. Secondary Side Load Transient at 250mA load on Primary

V_{PRI} Load Step @ $I_{SEC} = 0\text{-A}$

Test condition: $V_{IN} = 24\text{V}$ with I_{SEC} set to 0A

CH2 (Red) - I_{PRI} : load step: 62.5mA to 187.5mA with slew rate set to $500\text{mA}/\text{us}$

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 170\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = 10\text{mV}$ peak to peak




Figure 17. Primary Side Load Transient at no load on Secondary

V_{PRI} Load Step @ $I_{SEC} = 250\text{-mA}$

Test condition: $V_{IN} = 24\text{V}$ with I_{SEC} set to 250mA (Maximum Load)

CH2 (Red) - I_{PRI} : load step: 62.5mA to 187.5mA with slew rate set to $500\text{mA}/\text{us}$

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 120\text{mV}$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} < 15\text{mV}$ peak to peak




Figure 18. Primary Side Load Transient at 250mA load on Secondary

SW Node and Output Voltage Ripple Waveforms

Test condition: $V_{IN} = 24V$, both outputs set to full load (250mA on Primary and on Secondary).

M1 (Yellow) - Switch node (475 kHz)

C2 (Red) - I_{SEC} : Secondary DC Current

C3 (Blue) - V_{SEC} (AC coupled): $\Delta V_{SEC} = 35mV$ peak to peak

C4 (Green) - V_{PRI} (AC coupled): $\Delta V_{PRI} = 50mV$ peak to peak



Figure 19. Steady State at Full Load

Short Circuit Test

Secondary Side Short Circuit Test

C1 (Yellow) – V_{IN}

C2 (Red) – I_{SEC} : Secondary DC current

C3 (Blue) – V_{SEC}

C4 (Green) – V_{PRI}

Test condition: $V_{IN} = 24V$, and both outputs were set to no load (0A on Primary and Secondary).



Figure 20. Secondary Short with both output rails unloaded

Test condition: $V_{IN} = 24V$, with $I_{SEC} = I_{PRI}$ set to 250mA (Maximum Load)



Figure 21. Secondary Short with both rails fully loaded

Primary Side Short Circuit Test

C1 (Yellow) – V_{IN}

C2 (Red) – I_{PRI} : Primary DC current

C3 (Blue) – V_{SEC}

C4 (Green) – V_{PRI}

Test condition: $V_{IN} = 24V$, and both outputs were set to no load (0A on Primary and Secondary).



Figure 22. Primary Short with both output rails unloaded

Test condition: $V_{IN} = 24V$, with $I_{SEC} = I_{PRI}$ set to 250mA (Maximum Load)



Figure 23. Primary Short with both output rails fully loaded

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated