

PMP30232RevB Test Results

1	Startup	3
2	Shutdown	5
3	Efficiency	7
3.1	Forced PWM	7
3.2	Diode Emulation	7
4	Load Regulation	8
5	Line Regulation	9
6	Output Ripple Voltage	10
7	Input Ripple Voltage	12
8	Load Transients	13
9	Control Loop Frequency Response	16
10	Miscellaneous Waveforms	18
10.1	Q1 Switch Node (source-VOUT)	18
10.2	Q1 Gate – Source	21
10.3	Q2 switchnode (drain-GND)	24
10.4	Q2 Gate-GND	27
11	Thermal Image	30

Topology: SEPIC

Device: LM5122


Switching frequency approx. 150kHz, measured here 158kHz

On 6.01V

Off 3.81V

(measured at 120mA load)

Unless otherwise mentioned the output current was set to 2A (with variable resistor) and the mode was set to forced PWM



1 Startup

The startup waveform is shown in the Figure 1. The input voltage was set to 6V, with 2A load (resistor) at the output.




Figure 1

The startup waveform is shown in the Figure 2. The input voltage was set to 12V, with 2A load at the output.




Figure 2

The startup waveform is shown in the Figure 3. The input voltage was set to 18V, with 2A load at the output.




Figure 3

2 Shutdown

The shutdown waveform is shown in the Figure 4. The input voltage was set to 6 V, with 2A load on the output. The power supply was disconnected.




Figure 4

The shutdown waveform is shown in the Figure 5. The input voltage was set to 12V, with 2A load on the output. The power supply was disconnected.




Figure 5

The shutdown waveform is shown in the Figure 6. The input voltage was set to 18V, with 1A load on the output. The power supply was disconnected.




Figure 6

3 Efficiency

3.1 Forced PWM

The efficiency and loss (PIN-POUT) is shown in the Figure 7 below. The input voltage was set to 6V, 12V and 18V. The mode was set to **forced PWM**.




Figure 7

3.2 Diode Emulation

The efficiency and loss (PIN-POUT) is shown in the Figure 8 below. The input voltage was set to 6V, 12V and 18V. The mode was set to **diode Emulation**.




Figure 8

4 Load Regulation

The load regulation of the output is shown in the Figure 9 below. The input voltage was set to 6V, 12V and 18V.




Figure 9

Variable resistors were used (1k, 100R, 10R). The changes took place at 120mA and 1.2A.

5 Line Regulation

The line regulation is shown in Figure 10. The output current was set about 2A.




Figure 10

With the same setup efficiencies and losses were calculated. This is shown in Figure 11




Figure 11

6 Output Ripple Voltage

The output ripple voltage is shown in Figure 12. Input voltage was set to 6V




Figure 12

The output ripple voltage is shown in Figure 13. Input voltage was set to 12V




Figure 13

The output ripple voltage is shown in Figure 14. Input voltage was set to 18V.




Figure 14

7 Input Ripple Voltage

The input ripple voltage is shown in Figure 15.




Figure 15

8 Load Transients

The Figure 16 shows the response to load transients for 6V input voltage. The load is switching from 1A to 2A (100Hz)
Electronic load was used




Figure 16

The Figure 17 shows the response to load transients for 12V input voltage. The load is switching from 1A to 2A, Electronic load was used




Figure 17

The Figure 18 shows the response to load transients for 18V input voltage. The load is switching from 1A to 2A, Electronic load was used




Figure 18

9 Control Loop Frequency Response

Figure 19 shows the loop response for 6V. Load is 2A (resistor).




Figure 19

Figure 20 shows the loop response for 12V. Load is 2A.




Figure 20

Figure 21 shows the loop response for 18V. Load is 2A.




Figure 21

Table 1 summarizes the results of the above measurements

Vin	6V	12V	18V
Bandwidth (Hz)	1234	2431	3247
Phase margin	61°	63°	63°
slope (20dB/decade)	-1	-1.1	-1.1
gain margin (dB)	-12.6	-17.2	-17.9
slope (20dB/decade)	-0.7	-1.2	-1.6
freq (kHz)	6.7	12.6	15.2

Table 1

10 Miscellaneous Waveforms

10.1 Q1 Switch Node (source-VOUT)

The waveform of the voltage on switchnode is shown in Figure 22. Input voltage was set to 6V.




Figure 22

The waveform of the voltage on the switchnode is shown in Figure 23. Input voltage was set to 12V.




Figure 23

The waveform of the voltage on the switchnode is shown in Figure 24. Input voltage was set to 18V.




Figure 24

10.2 Q1 Gate – Source

The waveform of the voltage on gate to source is shown in Figure 25. Input voltage was set to 6V.




Figure 25

The waveform of the voltage on gate to source is shown in Figure 26. Input voltage was set to 12V.




Figure 26

The waveform of the voltage on gate to source is shown in Figure 27. Input voltage was set to 18V.




Figure 27

10.3 Q2 switchnode (drain-GND)

The waveform of the voltage is shown in Figure 28. Input voltage was set to 6V.




Figure 28

The waveform of the voltage is shown in Figure 29. Input voltage was set to 12V.




Figure 29

The waveform of the voltage is shown in Figure 30. Input voltage was set to 18V.




Figure 30

10.4 Q2 Gate-GND

The waveform of the voltage is shown in Figure 31. Input voltage was set to 6V.




Figure 31

The waveform of the voltage is shown in Figure 32. Input voltage was set to 12V.




Figure 32

The waveform of the voltage is shown in Figure 33. Input voltage was set to 18V.




Figure 33

11 Thermal Image

Figure 34 shows the thermal image at 12V input voltage and 1A output current.




Figure 34

Name	Temperature
Q1	45.4°C
L1	44.1°C
D3	44.9°C
Q2	42.1°C
R2	39.2°C

Figure 35 shows the thermal image at 12V input voltage and 1.5A output current.




Figure 35

Name	Temperature
L1	54.4°C
Q1	52.8°C
D3	53.1°C
Q2	51.1°C
R2	47.2°C

Figure 36 shows the thermal image at 12V input voltage and 2A output current.




Figure 36

Name	Temperature
L1	59.1°C
Q1	56.8°C
D3	56.9°C
Q2	55.6°C
R2	50.5°C

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated