



说明

PMP9806 参考设计为 TPS61088 升压转换器提供了精确的输出电流限制解决方案。它的特点是使用一个输出电流检测电阻器和一个运算放大器实现低成本应用。当输出电流超过电流限制点时，运算放大器的输出会增加至高于 TPS61088 1.204V 基准电压的电压，从而使输出电压下降。如果输出电流继续增大，则输出电压会相应地继续降低。该配置可确保将最大输出功率始终限制在特定水平以下。

资源

PMP9806

设计文件夹

TPS61088

产品文件夹

TLV2314

产品文件夹

特性



- 2.7V 至 4.2V 输入电压范围
- 5V/3A、9V/2A 和 12V/1.5A 输出功能
- 精确的输出电流限制
- 最大输出功率限制
- 小解决方案尺寸；易于实现

应用

- 移动电源
- 升压转换器应用中受限制的最大输出 应用



咨询我们的 E2E 专家



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

The latest generation power banks must utilize output power limit functions to avoid the overpower and overheating problems that occur during usage. Overheating is not allowable per Quick Charge 3.0 requirements.

The synchronous boost converter TPS61088 is widely used in quick charge power bank applications. This converter implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. This current limit function is realized by detecting the current flowing through the low-side MOSFET and has an approximate $\pm 10\%$ precision. The maximum output power varies significantly if designers utilize the current limit function of the TPS61088 itself. The part with a higher current limit threshold generates more heat in the overload conditions and some parts encounter overheating problems.

The PMP9806 reference design delivers an accurate output current-limit solution for the TPS61088 boost converter. This feature is made possible by utilizing an output current sense resistor and an operational amplifier for low cost applications. When the output current exceeds the current limit point, the output of the operational amplifier increases to a voltage higher than the TPS61088 1.204-V reference voltage and causes the output voltage to drop. If the output current continues to increase, the output voltage decreases further in response. This configuration ensures that the maximum output power is always limited below a certain level. The TLV2314 is a low-cost, small packaged operational amplifier. The PMP9806 reference design offers a cost effective and compact solution for power bank applications.

1.1 Key System Specifications

[表 1](#) provides the performance specification of this reference design. When the output current is higher than the setting point, the output voltage drops.

表 1. Performance Specifications

INPUT VOLTAGE	OUTPUT VOLTAGE AND OUTPUT CURRENT	OUTPUT CURRENT LIMIT POINT
3 V to 4.2 V	9 V, 2 A	$I_o \geq 2.1 \text{ A}$
	5 V, 3 A	$I_o \geq 3.15 \text{ A}$
	12 V, 1.5 A	$I_o \geq 1.575 \text{ A}$


2 System Overview

2.1 Block Diagram

图 1 shows the block diagram of the PMP9806 reference design. A shunt resistor, R_S , is placed in the output return and this resistor converts the output current to a voltage signal V_{SENSE} . The operational amplifier, A1, senses the voltage V_{SENSE} across the shunt resistor R_S and provides a magnified voltage, V_{AMP1} , to the amplifier A2.

When the output current is lower than the current limit point, V_{AMP1} is lower than the 1.204-V reference voltage of the TPS61088 device, the diode D cannot conduct, and resistor R_{ADJ} is floating. The boost converter functions per usual.

When the output current is higher than the current limit point, V_{AMP1} exceeds the 1.204-V reference voltage of the TPS61088 device and diode D conducts. Voltage V_{AMP2} is equal to the voltage V_{AMP1} ; so, V_{FB} increases and the output voltage V_{OUT} drops. If the output current continues to increase, the output voltage decreases further. Thus the maximum output power always remains limited below a certain level.



Copyright © 2017, Texas Instruments Incorporated

图 1. PMP9806 Block Diagram

2.2 System Design Theory

This section provides the PMP9806 output current limit circuit design. For the power components and compensation network calculation, see the [TPS61088 10-A Fully-Integrated Synchronous Boost Converter datasheet\[1\]](#).

2.2.1 Setting Current Limit Point

The output current limit point must be higher than the maximum output current. In this reference design, the maximum output current is 3 A when $V_O = 5\text{-V}$ condition, 2 A when $V_O = 9\text{-V}$ condition, and 1.5 A when $V_O = 12\text{-V}$ condition. Set the output current limit point to 3.15 A, 2.1 A, and 1.575 A, respectively, to avoid the current limit circuit from false triggering during normal output current conditions.

2.2.2 Shunt Resistor Selection

The use of a shunt resistor is the most versatile and cost-effective means to measure the current. The voltage across this resistor must be kept to a low value to reduce the power loss. In this reference design, the shunt resistor value, R_S , has been selected as 25 mΩ. The maximum continuous current, I_{O_MAX} , which flows through the shunt resistor is 3.15 A when $V_O = 5\text{-V}$ condition. So the maximum shunt voltage, V_{SENSE_MAX} , can be calculated using the following 公式 1:

$$V_{SENSE_MAX} = R_S \times I_{O_MAX} \quad (1)$$


The minimum power rating, P_{RATING} , of the shunt resistor can be calculated using the following 公式 2:

$$P_{RATING} = V_{SENSE_MAX} \times I_{O_MAX} \quad (2)$$

Using the previous equation, the minimum power rating of the shunt resistor is calculated as 0.248 W in this reference design. A general rule of thumb is to multiply this minimum power rating by 2. Therefore, TI recommends that the designer choose a $\geq 0.5\text{-W}$ resistor in this reference design to make it more robust in the overload or output short-circuit condition.

2.2.3 Output Current Limit Circuit Design

图 2 shows the output current limit circuit in this reference design. The current sense signal V_{SENSE} is connected to the non-inverting input of A1 through R_{15} .



Copyright © 2017, Texas Instruments Incorporated

图 2. Output Current Limit Circuit

During the theoretical calculation (using the 9-V, 2-A output condition for example) of this reference design, the designer sets the operational amplifier A1 output voltage (V_{AMP1}) to 1.204 V when the output current is 2.1 A. This setting is 5% higher than the 2-A maximum normal output current.

When the output current increases to the targeted transition point of 2.1 A, the voltage V_{SENSE} at the non-inverting positive input of A1 is calculated as the following 公式 3 shows:

$$V_{SENSE} = R_S \times I_{O_MAX} = 52.5 \text{ mV} \quad (3)$$

To make V_{AMP1} equal to 1.204 V, the designer must rearrange the equation as follows in 公式 4:

$$V_{SENSE} \times \frac{R_{17} + R_{16}}{R_{16}} = V_{AMP1} \quad (4)$$

This rearrangement results in the following 公式 5:

$$\frac{R_{17} + R_{16}}{R_{16}} = \frac{V_{AMP1}}{V_{SENSE}} = \frac{1.204}{0.0525} = 22.93 \quad (5)$$

So select $R_{17} = 232\text{ k}\Omega$ and $R_{16} = 10.5\text{ k}\Omega$ in this reference design.

When the output current is higher than 2.1 A, V_{AMP1} exceeds the 1.204-V reference voltage of the TPS61088 device, the diode D conducts. This action causes V_{FB} to increase and the output voltage V_{OUT} to drop. The output voltage dropout is controlled by the resistor R_{ADJ} . The relationship between the output voltage V_{OUT} to the resistor R_{ADJ} can be deduced by the following 公式 6 through 公式 9:

$$I_{RADJ} + I_{R1} = I_{R2} \quad (6)$$

$$I_{RADJ} = \frac{(V_{AMP2} - V_{FB})}{R_{ADJ}} \quad (7)$$

$$I_{R1} = \frac{V_O - V_{FB}}{R1} \quad (8)$$

$$I_{R2} = \frac{V_{FB}}{R2} \quad (9)$$

Insert 公式 7, 公式 8, and 公式 9 into 公式 6 to obtain the following 公式 10:

$$V_O = V_{FB} + \left(\frac{V_{FB}}{R2} - \frac{(V_{AMP2} - V_{FB})}{R_{ADJ}} \right) \times R1 \quad (10)$$

Set the V_O to 6.5 V at a 3-A output current condition to limit the output power below a certain level, which results in the following 公式 11:

$$R_{ADJ} = \frac{\frac{(V_{AMP2} - V_{FB})}{V_{FB}}}{\frac{R2}{R1}} \approx 169\text{ k} \quad (11)$$

where,

- $V_{AMP2} = V_{AMP1} = V_{SENSE} \times (R_{17} + R_{16}) / R_{16} = 1.73\text{ V}$ when $I_O = 3\text{ A}$
- $R1 = 768\text{ k}$
- $R2 = 120\text{ k}$.

If set the V_O to 5.5 V when at a 3-A output current condition, $R_{ADJ} = 121\text{ k}$.

3 Test Results

3.1 Start-Up Waveforms

图 3 shows the start-up waveforms of the inductor current and the output voltage at $V_{IN} = 3.3$ V and $I_o = 2$ -A condition.




图 3. Start-up Waveforms at $I_o = 2$ A ($V_o = 9$ V)

图 4 shows the start-up waveforms of the inductor current and the output voltage at $V_{IN} = 3.3$ V and $I_o = 3$ -A condition. As the output current is higher than the current limit point, the boost converter enters into the current limit mode after start-up. The output voltage after start-up is 6.2 V.




图 4. Start-up Waveforms at $I_o = 3$ A ($V_o = 9$ V)

3.2 Output Current Limit Waveforms

图 5 shows the output current limit waveforms at $V_o = 9\text{-V}$ condition. From the waveforms of the output voltage, output current, and the inductor current, the designer can observe that the output voltage drops from 9 V to 6.2 V within 50 μs when the output current suddenly increases from 2 A to 3 A.




图 5. Output Current Limit Waveforms at $V_o = 9\text{ V}$ ($I_o = 2\text{ A}$ to 3 A)

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [PMP9806](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [PMP9806](#).

4.3 Altium Project

To download the Altium project files, see the design files at [PMP9806](#).

4.4 Gerber Files

To download the Gerber files, see the design files at [PMP9806](#).

4.5 Assembly Drawings

To download the assembly drawings, see the design files at [PMP9806](#).

5 Related Documentation

1. Texas Instruments, [TPS61088 10-A Fully-Integrated Synchronous Boost Converter](#),
TPS61088 Datasheet (SLVSCM8)

5.1 商标

All trademarks are the property of their respective owners.

6 About the Author

HELEN CHEN is an application engineer on the Texas Instruments BMC-BCS team. She brings more than 12 years of experience in power supply product design. Helen started her career as an AC-DC server power design engineer in Delta Power Electronics before joining TI in 2014. Helen specializes in various circuit topologies such as buck, boost, RCC, buck-boost, full-bridge, half-bridge, fly-back, CCM PFC, and DCMB PFC. She also has experience in the magnetic components design, PCB layout, and EMI solutions.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的所有索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/cn/zh-cn/legal/termsofsale.html>) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司