Fixed-point ANSI C implementation. Re-entrant implementation. C-callable APIs. Implementation independent of the sampling rate. Support for arbitrary packet size. Automatically adapts to the real time jitter experienced by the packets. User can configure to use either static or adaptive jitter buffer. Maximum buffer size configurable at initialization time. Protection against packet loss in case of spike/burst in the network. Protection against out of sequence arrival of packets. Optimized for low memory and low complexity. Integrated with CouthIT's Implementation of VAD and PLC.
eXpress DSP Compliant
No
Free Evaluation
Available
TI Product Family Experience
C62x DSP
C674x Low Power DSP
AM37x ARM Cortex-A8
TMS320C645x DSP
TMS320DM646x SOC
OMAP35x Processor
AM35x ARM Cortex-A8
TMS320DM643x DSP
DaVinci DM64x SOC
OMAP-L1x
C647x DSP
C55x Dual MAC DSP
C64x DSP
DaVinci DM64x DSP
AM1x ARM9
ARM9 GPP
C67x DSP
DaVinci DM3x SOC
AM17x ARM9
Application(s)
Communications & Telecom
Support Information
A list and links to documentation relevant to the solution, including schematics, board layout suggestions.
The information contained herein has been provided by a member of TIs Design Network. This information is provided on the TI website only as a convenience and TI is not responsible for the contents of this page or any changes or updates to the information posted on this page. Certain links provided herein permit you to leave this site and enter non-TI sites. These linked sites are not under TIs control. TI is not responsible for the contents of any linked site or any changes or updates to such sites. TI is providing these links to you only as a convenience. The inclusion of any link does not imply endorsement by TI of any linked site.
TIs Publication of information regarding third-party products or services does not constitute an endorsement regarding the suitability of such products or services or a warranty, representation or endorsement of such products or services, either alone or in combination with any TI product or service.