SNVSBI9 October   2019 LMR33610

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      Simplified Schematic
      2.      Efficiency vs Output Current VOUT = 5 V, 400 kHz
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Characteristics
    7. 7.7 System Characteristics
    8. 7.8 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Power-Good Flag Output
      2. 8.3.2 Enable and Start-up
      3. 8.3.3 Current Limit and Short Circuit
      4. 8.3.4 Undervoltage Lockout and Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Auto Mode
      2. 8.4.2 Dropout
      3. 8.4.3 Minimum Switch On-Time
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Custom Design With WEBENCH® Tools
        2. 9.2.2.2  Choosing the Switching Frequency
        3. 9.2.2.3  Setting the Output Voltage
        4. 9.2.2.4  Inductor Selection
        5. 9.2.2.5  Output Capacitor Selection
        6. 9.2.2.6  Input Capacitor Selection
        7. 9.2.2.7  CBOOT
        8. 9.2.2.8  VCC
        9. 9.2.2.9  CFF Selection
        10. 9.2.2.10 External UVLO
        11. 9.2.2.11 Maximum Ambient Temperature
      3. 9.2.3 Application Curves
    3. 9.3 What to Do and What Not to Do
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Ground and Thermal Considerations
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
        1. 12.1.1.1 Custom Design With WEBENCH® Tools
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Electrical Characteristics

Limits apply over the recommended operating junction temperature (TJ) range of –40°C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: VIN  = 12 V, VEN = 4 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY VOLTAGE
VIN Minimum operating input voltage 3.8 V
IQ Non-switching input current; measured at VIN pin (2) VFB = 1.2 V 24 34 µA
ISD Shutdown quiescent current; measured at VIN pin EN = 0 5 10 µA
ENABLE
VEN-VCC-H EN input level required to turn on internal LDO Rising threshold 1 V
VEN-VCC-L EN input level required to turn off internal LDO Falling threshold 0.3 V
VEN-H EN input level required to start switching Rising threshold 1.2 1.231 1.26 V
VEN-HYS Hysteresis below VEN-H Hysteresis below VEN-H; falling 100 mV
ILKG-EN Enable input leakage current VEN = 3.3 V 0.2 nA
INTERNAL SUPPLIES
VCC Internal LDO output voltage appearing at the VCC pin 6 V ≤ VIN ≤ 36 V 4.75 5 5.25 V
VBOOT-UVLO Bootstrap voltage undervoltage lock-out threshold(3) 2.2 V
VOLTAGE REFERENCE (FB PIN)
VFB Feedback voltage 0.985 1 1.015 V
IFB Current into FB pin FB = 1 V 0.2 50 nA
CURRENT LIMITS(4)
IZC Zero current detector threshold 0.01 A
SOFT START
tSS Internal soft-start time 2.9 4 6 ms
POWER GOOD (PG PIN)
VPG-HIGH-UP Power-good upper threshold - rising % of FB voltage 105% 107% 110%
VPG-HIGH-DN Power-good upper threshold - falling % of FB voltage 103% 105% 108%
VPG-LOW-UP Power-good lower threshold - rising % of FB voltage 92% 94% 97%
VPG-LOW-DN Power-good lower threshold - falling % of FB voltage 90% 92% 95%
tPG Power-good glitch filter delay(1) 60 170 µs
RPG Power-good flag RDSON VIN = 12 V, VEN = 4 V 76 150
VEN = 0 V 35 60
VIN-PG Minimum input voltage for proper PG function 50-µA, EN = 0 V 2 V
VPG PG logic low output 50-µA, EN = 0 V, VIN = 2V 0.2 V
OSCILLATOR
ƒSW Switching frequency "A" Version 340 400 460 kHz
ƒSW Switching frequency "B" Version 1.2 1.4 1.6 MHz
MOSFETS
See Power-Good Flag Output for details.
This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.
When the voltage across the CBOOT capacitor falls below this voltage, the low side MOSFET is turned on to recharge CBOOT.
The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.