5.9.6 CPU Interconnect Subsystem SDC MMR Port
The CPU Interconnect Subsystem SDC MMR Port is a special slave to the Peripheral Interconnect Subsystem. It is memory mapped at starting address of 0xFA00_0000. Various status registers pertaining to the diagnostics of the CPU Interconnect Subsystem can be access through this slave port. The CPU Interconnect Subsystem contains built-in hardware diagnostic checkers which will constantly watch transactions flowing through the interconnect. There is a checker for each master and slave attached to the CPU Interconnect Subsystem. The checker checks the expected behavior against the generated behavior by the interconnect. For example, if the CPU issues a burst read request to the flash, the checker will ensure that the expected behavior is indeed a burst read request to the proper slave module. If the interconnects generates a transaction which is not a read, or not a burst or not to the flash as the destination, then the checker will flag it one of the registers. The detected error will also be signaled to the ESM module. Refer to the Interconnect chapter of the TRM SPNU563 for details on the registers.
Table 5-28 CPU Interconnect Subsystem SDC Register Bit Field Mapping
Register name |
bit 0 |
bit 1 |
bit 2 |
bit 3 |
bit 4 |
bit 5 |
bit 6 |
Remark |
ERR_GENERIC_PARITY |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- Each bit indicates the transaction processing block inside the interconnect corresponding to the master that is detected by the interconnect checker to have a fault.
- error related to parity mismatch in the incoming address
|
ERR_UNEXPECTED_TRANS |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- error related to unexpected transaction sent by the master
|
ERR_TRANS_ID |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- error related to mismatch on the transaction ID
|
ERR_TRANS_SIGNATURE |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- error related to mismatch on the transaction signature
|
ERR_TRANS_TYPE |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- error related to mismatch on the transaction type
|
ERR_USER_PARITY |
PS_SCR_M |
POM |
DMA_PORTA |
Reserved |
CPU AXI-M |
ACP-M |
Reserved |
- error related to mismatch on the parity
|
SERR_UNEXPECTED_MID |
L2 RAM Wrapper |
L2 Flash Wrapper Port A |
L2 Flash Wrapper Port B |
EMIF |
Reserved |
CPU AXi-S |
ACP-S |
- Each bit indicates the transaction processing block inside the interconnect corresponding to the slave that is detected by the interconnect checker to have a fault.
- error related to mismatch on the master ID
|
SERR_ADDR_DECODE |
L2 RAM Wrapper |
L2 Flash Wrapper Port A |
L2 Flash Wrapper Port B |
EMIF |
Reserved |
CPU AXi-S |
ACP-S |
- error related to mismatch on the most significant address bits
|
SERR_USER_PARITY |
L2 RAM Wrapper |
L2 Flash Wrapper Port A |
L2 Flash Wrapper Port B |
EMIF |
Reserved |
CPU AXi-S |
ACP-S |
- error related to mismatch on the parity of the most significant address bits
|