SLVS710C January   2007  – February 2017 TPS65050

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Options
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Dissipation Ratings
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1  Operation of DCDC Converters
        1. 8.3.1.1 DCDC1 Converter
        2. 8.3.1.2 DCDC2 Converter
      2. 8.3.2  Power-Save Mode
      3. 8.3.3  Dynamic Voltage Positioning
      4. 8.3.4  Soft Start
      5. 8.3.5  100% Duty Cycle Low Dropout Operation
      6. 8.3.6  Undervoltage Lockout
      7. 8.3.7  Mode Selection
      8. 8.3.8  Enable
      9. 8.3.9  RESET
      10. 8.3.10 Push-Button ON-OFF (PB-ON-OFF)
      11. 8.3.11 Short-Circuit Protection
      12. 8.3.12 Thermal Shutdown
      13. 8.3.13 Low Dropout Voltage Regulators
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Output Voltage Setting
          1. 9.2.2.1.1 Converter 1 (DCDC1)
          2. 9.2.2.1.2 Converter 2 (DCDC2)
        2. 9.2.2.2 Output Filter Design (Inductor and Output Capacitor)
          1. 9.2.2.2.1 Inductor Selection
          2. 9.2.2.2.2 Output Capacitor Selection
          3. 9.2.2.2.3 Input Capacitor Selection
        3. 9.2.2.3 Low Drop Out Voltage Regulators (LDOs)
        4. 9.2.2.4 PB-ONOFF and Sequencing
        5. 9.2.2.5 RESET
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Related Links
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Community Resource
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Detailed Description

Overview

The TPS6505x devices have 2 DC-DC buck converters and 4 LDOs. Each DC-DC and LDO have their own enable pins, allowing external sequence control of the PMU rails. The TPS6505x devices, (except the TPS65050 device), have a RESET feature that is generated from a THRESHOLD comparator. This RESET signal can be used to reset or warn of power shutdown to the embedded mircocontroller or processor. The TPS65050 device has a push-button feature for reset and sequence control. This feature can be used to shut down and start the converter with a single push on a button by connecting the PB_OUT output to the enable input of the converters. The TPS6505x devices make power system integration easy for a variety of embedded processors or FPGAs.

Functional Block Diagrams

TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 fbd50_lvs710.gif Figure 6. TPS65050 Block Diagram
TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 fbd51_lvs710.gif Figure 7. TPS65051 Block Diagram
TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 fbd52_lvs710.gif
Figure 8. TPS65052 Block Diagram
TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 fbd54_lvs710.gif Figure 9. TPS65054 Block Diagram
TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 fbd56_lvs710.gif Figure 10. TPS65056 Block Diagram

Feature Description

Operation of DCDC Converters

The TPS6505x devices include each two synchronous step-down converters. The converters operate with 2.25-MHz (typical) fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on, and the inductor current ramps up until the current comparator trips, and the control logic turns off the switch. The current limit comparator turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time, which prevents shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal turning off the N-channel rectifier, and turning on the on the P-channel switch.

The two DC-DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current. Therefore, smaller input capacitors can be used.

DCDC1 Converter

The converter 1 output voltage is set by an external resistor divider connected to FB_DCDC1 pin for the TPS65050 device, the TPS65051 device, and the TPS65054 device. For the TPS65052 device, the output voltage is fixed to 3.3 V and this pin needs to be directly connected to the output. See Application and Implementation for more details. The maximum output current on DCDC1 is 600 mA for the TPS65050 and TPS65054 devices. For the TPS65051 device, the TPS65052 device, and the TPS65056 device, the maximum output current is 1 A.

DCDC2 Converter

The VDCDC2 pin must be directly connected to the DCDC2 converter output voltage. The DCDC2 converter output voltage is selected through the DEFDCDC2 pin.

For the TPS65050 and TPS65051 devices, the output voltage is set with an external resistor divider. Connect the DEFDCDC2 pin to the external resistor divider.

For the TPS65052, TPS65054, and TPS65056 devices, the The DEFDCDC2 pin can either be connected to GND, or to VCC. The converter 2 output voltage defaults to:

DEVICE DEFDCDC2 = LOW DEFDCDC2 = HIGH
TPS65052 , TPS65056 1 V 1.3 V
TPS65054 1.3 V 1.05 V

Power-Save Mode

The Power-Save Mode is enabled with the Mode pin set to 0. If the load current decreases, the converters enters Power-Save Mode operation automatically. During Power-Save Mode, the converters operate with reduced switching frequency in PFM mode, and with a minimum quiescent current to maintain high-efficiency. The converter positions the output voltage 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

To optimize the converter efficiency at light load, the average current is monitored. If in PWM mode, the inductor current remains below a certain threshold, then Power-Save Mode is entered. The typical threshold is calculated according to Equation 1.

Equation 1. TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 eq_ipfm_lvs710.gif
Average output current threshold to enter PFM mode.
Equation 2. TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 eq_ipsm_lvs710.gif
Average output current threshold to leave PFM mode.

During the Power-Save Mode, the output voltage is monitored with a comparator. As the output voltage falls below the skip comparator threshold (skip comp), the P-channel switch turns on, and the converter effectively delivers a constant current. If the load is below the delivered current, the output voltage rises until the skip comp threshold is crossed again, then all switching activity ceases, reducing the quiescent current to a minimum until the output voltage has dropped below the threshold. If the load current is greater than the delivered current, the output voltage falls until it crosses the skip comparator low (Skip Comp Low) threshold set to 1% below nominal VO, then Power-Save Mode is exited, and the converter returns to PWM mode

These control methods reduce the quiescent current to 12 μA per converter, and the switching frequency to a minimum, achieving the highest converter efficiency. The PFM mode operates with low output voltage ripple. The ripple depends on the comparator delay, and the size of the output capacitor; increasing capacitor values decreases the output ripple voltage.

The Power-Save Mode can be disabled by driving the MODE pin high. In forced PWM mode, both converters operate with fixed frequency PWM mode regardless of the load.

Dynamic Voltage Positioning

This feature reduces the voltage undershoots and overshoots at load steps from light to heavy load and vice versa. It is activated in Power-Save Mode operation when the converter runs in PFM Mode. It provides more headroom for both, the voltage drop at a load step and the voltage increase at a load throw-off. This improves load transient behavior.

At light loads, in which the converter operate in PFM Mode, the output voltage is regulated typically 1% greater than the nominal value. In the event of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to –1% below the nominal value and enters PWM mode. During a release from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.

TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 volt_pos_lvs710.gif Figure 11. Dynamic Voltage Positioning

Soft Start

The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 12.

TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 soft_start_lvs710.gif Figure 12. Soft Start

100% Duty Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range (that is, the minimum input voltage to maintain regulation depends on the load current and output voltage) and can be calculated using Equation 3.

Equation 3. TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 eq_vin_lvs710.gif

where

  • IO max = maximum output current plus inductor ripple current.
  • rDS(on) max = maximum P-channel switch rDS(on).
  • RL = DC resistance of the inductor.
  • VO (max) = nominal output voltage plus maximum output voltage tolerance.

Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables all internal circuitry. The undervoltage lockout threshold, which is sensed at the VCC pin, is typically 1.8 V, 2 V (maximum).

Mode Selection

The MODE pin allows mode selection between forced PWM Mode and Power-Safe Mode for both converters. Connecting this pin to GND enables the automatic PWM and power save mode operation. The converters operates in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high-efficiency over a wide load current range.

Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the Power-Save Mode during light loads. For additional flexibility, it is possible to switch from Power-Save Mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

Enable

To start up each converter independently, the device has a separate enable pin for each DC-DC converter and for each LDO. If EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3, EN_LDO4 are set to high, the corresponding converter starts up with soft start as previously described.

Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in Electrical Characteristics. In this mode, the P and N-Channel MOSFETs are turned off, the and the entire internal control circuitry is switched off. If disabled, the outputs of the LDOs are pulled low by internal 350-Ω resistors, actively discharging the output capacitor. For proper operation, the enable pins must be terminated and must not be left unconnected.

RESET

The TPS65051, TPS65052, TPS65054, and TPS65056 devices contain circuitry that can generate a reset pulse for a processor with a 100-ms delay time. The input voltage at a comparator is sensed at an input called threshold. When the voltage exceeds the threshold, the output goes high with a 100-ms delay time. A hysteresis can be defined with an external resistor connected to the hysteresis input. This circuitry is functional as soon as the supply voltage at VCC exceeds the undervoltage lockout threshold. Therefore, the TPS6505x devices have a shutdown current (all DC-DC converters and LDOs are off) of 9 μA to supply bandgap and comparator.

TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 reset_lvs710.gif Figure 13. RESET Pulse Circuit

Push-Button ON-OFF (PB-ON-OFF)

The TPS65050 device provides a PB-ON-OFF functionality instead of supervising a voltage with the threshold and hysteresis inputs. The output at PB_OUT is held low after voltage is applied at VCC. Only after the input at PB-IN is pulled high once, the output driver at PB_OUT goes to its inactive state, driven high with its external pullup resistor. Further low-high pulses at PB-IN toggles the status of the PB_OUT output, and can be used to shut down and start the converter with a single push on a button by connecting the PB_OUT output to the enable input of the converters.

TPS65050 TPS65051 TPS65052 TPS65054 TPS65056 push_bttn_lvs710.gif Figure 14. Push-Button Circuit

Short-Circuit Protection

All outputs are short-circuit protected with a maximum output current as defined in the Electrical Characteristics.

Thermal Shutdown

As soon as the junction temperature, TJ, exceeds 150°C (typically) for the DC-DC converters, the device goes into thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC-DC converters disables both converters simultaneously.

The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore, a LDO, which may be used to power an external voltage, never heats up the chip high enough to turn off the DC-DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs turns off simultaneously.

Low Dropout Voltage Regulators

The low dropout voltage regulators are designed to operate well with small ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 400 mV (LDO1) and 280 mV (LDO2, LDO3, and LDO4) at rated output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN_LDO1, ENLDO2, EN_LDO3 and EN_LDO4 pin. In the TPS65050 and TPS65052 devices, the output voltage of the LDOs is set using 4 pins. The DEFLDO1 to DEFLDO4 pins can either be connected to GND or Vbat (VCC) to define a set of output voltages for LDO1 to LDO4 according to table 1. Connecting the DEFLDOx pins to a voltage different from GND or VCC causes increased leakage current into VCC. In the TPS65051 and TPS65054 devices, the output voltage of the LDOs is set using external resistor dividers.

According to Table 1, The TPS65050 and TPS65052 devices default voltage options adjustable with DEFLDO4…DEFLDO1.

Table 1. Default Options

DEFLDO1 DEFLDO2 DEFLDO3 DEFLDO4 VLDO1 VLDO2 VLDO3 VLDO4
400 mA LDO 400 mA LDO 200 mA LDO 200 mA LDO
1.8 V to 5.5 V
Input
1.8 V to 5.5 V
Input
1.5 V to 5.5 V
Input
1.5 V to 5.5 V
Input
0 0 0 0 3.3 V 3.3 V 1.85 V 1.85 V
0 0 0 1 3.3 V 3.3 V 1.5 V 1.5 V
0 0 1 0 3.3 V 2.85 V 2.85 V 2.7 V
0 0 1 1 3.3 V 2.85 V 2.85 V 2.5 V
0 1 0 0 3.3 V 2.85 V 2.85 V 1.85 V
0 1 0 1 3.3 V 2.85 V 1.85 V 1.85 V
0 1 1 0 3.3 V 2.85 V 1.5 V 1.5 V
0 1 1 1 3.3 V 2.85 V 1.5 V 1.3 V
1 0 0 0 3.3 V 2.85 V 1.1 V 1.3 V
1 0 0 1 2.85 V 2.85 V 1.85 V 1.85 V
1 0 1 0 2.7 V 3.3 V 1.2 V 1.2 V
1 0 1 1 2.5 V 3.3 V 1.5 V 1.5 V
1 1 0 0 2.5 V 3.3 V 1.5 V 1.3 V
1 1 0 1 1.85 V 1.85 V 1.35 V 1.35 V
1 1 1 0 1.8 V 2.5 V 3.3 V 2.85 V
1 1 1 1 1.2 V 1.8 V 1.1 V 1.3 V

Device Functional Modes

The TPS6505x devices are either in the ON or the OFF mode. The OFF mode is entered when the voltage on VCC is below the UVLO threshold, 1.8 V (typically). Once the voltage at VCC has increased above UVLO, the device enters ON mode. In the ON mode, the DCDCs and LDOs are available for use.