JAJSFR7F June 2016 – May 2019 DRA710 , DRA712 , DRA714 , DRA716 , DRA718
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
CAUTION
The I/O Timings provided in this section are valid only for some GPMC usage modes when the corresponding Virtual I/O Timings or Manual I/O Timings are configured as described in the tables found in this section.
Table 5-53 and Table 5-54 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-35, Figure 5-36, Figure 5-37 and Figure 5-38).
NO. | PARAMETER | DESCRIPTION | MIN | MAX | UNIT |
---|---|---|---|---|---|
GNF12 | tacc(DAT) | Data maximum access time (GPMC_FCLK Cycles) | J (1) | cycles | |
- | tsu(DV-OEH) | Setup time, read gpmc_ad[15:0] valid before gpmc_oen_ren high | 1.9 | ns | |
- | th(OEH-DV) | Hold time, read gpmc_ad[15:0] valid after gpmc_oen_ren high | 1 | ns |
NO. | PARAMETER | DESCRIPTION | MIN | MAX | UNIT |
---|---|---|---|---|---|
- | tr(DO) | Rising time, gpmc_ad[15:0] output data | 0.447 | 4.067 | ns |
- | tf(DO) | Fallling time, gpmc_ad[15:0] output data | 0.43 | 4.463 | ns |
GNF0 | tw(nWEV) | Pulse duration, gpmc_wen valid time | A (1) | ns | |
GNF1 | td(nCSV-nWEV) | Delay time, gpmc_cs[7:0] valid to gpmc_wen valid | B - 2 (2) | B + 4 (2) | ns |
GNF2 | td(CLEH-nWEV) | Delay time, gpmc_ben[1:0] high to gpmc_wen valid | C - 2 (3) | C + 4 (3) | ns |
GNF3 | td(nWEV-DV) | Delay time, gpmc_ad[15:0] valid to gpmc_wen valid | D - 2 (4) | D + 4 (4) | ns |
GNF4 | td(nWEIV-DIV) | Delay time, gpmc_wen invalid to gpmc_ad[15:0] invalid | E - 2 (5) | E + 4 (5) | ns |
GNF5 | td(nWEIV-CLEIV) | Delay time, gpmc_wen invalid to gpmc_ben[1:0] invalid | F - 2 (6) | F + 4 (6) | ns |
GNF6 | td(nWEIV-nCSIV) | Delay time, gpmc_wen invalid to gpmc_cs[7:0] invalid | G - 2 (7) | G + 4 (7) | ns |
GNF7 | td(ALEH-nWEV) | Delay time, gpmc_advn_ale high to gpmc_wen valid | C - 2 (3) | C + 4 (3) | ns |
GNF8 | td(nWEIV-ALEIV) | Delay time, gpmc_wen invalid to gpmc_advn_ale invalid | F - 2 (6) | F + 4 (6) | ns |
GNF9 | tc(nWE) | Cycle time, write cycle time | H (8) | ns | |
GNF10 | td(nCSV-nOEV) | Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren valid | I - 2 (9) | I + 4 (9) | ns |
GNF13 | tw(nOEV) | Pulse duration, gpmc_oen_ren valid time | K (10) | ns | |
GNF14 | tc(nOE) | Cycle time, read cycle time | L (11) | ns | |
GNF15 | td(nOEIV-nCSIV) | Delay time, gpmc_oen_ren invalid to gpmc_cs[7:0] invalid | M - 2 (12) | M + 4 (12) | ns |
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-32 and described in Device TRM, Control Module Chapter.
Virtual IO Timings Modes must be used to ensure some IO timings for GPMC. See Table 5-29Modes Summary for a list of IO timings requiring the use of Virtual IO Timings Modes. See Table 5-55Virtual Functions Mapping for GPMC for a definition of the Virtual modes.
Table 5-55 presents the values for DELAYMODE bitfield.
BALL | BALL NAME | Delay Mode Value | MUXMODE | |||||||
---|---|---|---|---|---|---|---|---|---|---|
GPMC_VIRTUAL1 | 0 | 1 | 2 | 3 | 5 | 6 | 14(1) | 14(1) | ||
H5 | gpmc_advn_ale | 15 | gpmc_advn_ale | gpmc_cs6 | gpmc_wait1 | gpmc_a2 | gpmc_a23 | |||
B4 | gpmc_ad15 | 13 | gpmc_ad15 | |||||||
B1 | gpmc_ad6 | 13 | gpmc_ad6 | |||||||
E1 | gpmc_ad2 | 13 | gpmc_ad2 | |||||||
E10 | vin2a_d9 | 9 | gpmc_a25 | |||||||
G6 | gpmc_wen | 15 | gpmc_wen | |||||||
A3 | gpmc_ad14 | 13 | gpmc_ad14 | |||||||
H3 | gpmc_a13 | 15 | gpmc_a13 | |||||||
K4 | gpmc_a8 | 14 | gpmc_a8 | |||||||
H4 | gpmc_a14 | 15 | gpmc_a14 | |||||||
D1 | gpmc_ad4 | 13 | gpmc_ad4 | |||||||
A5 | gpmc_a26 | 15 | gpmc_a26 | gpmc_a20 | ||||||
F1 | gpmc_ad0 | 13 | gpmc_ad0 | |||||||
F6 | gpmc_wait0 | 15 | gpmc_wait0 | |||||||
C10 | vin2a_d11 | 9 | gpmc_a23 | |||||||
E2 | gpmc_ad1 | 13 | gpmc_ad1 | |||||||
C4 | gpmc_ad13 | 13 | gpmc_ad13 | |||||||
L2 | gpmc_a2 | 14 | gpmc_a2 | |||||||
D2 | gpmc_ad5 | 13 | gpmc_ad5 | |||||||
B10 | vin2a_d8 | 9 | gpmc_a26 | |||||||
F3 | gpmc_cs0 | 15 | gpmc_cs0 | |||||||
E8 | vin2a_hsync0 | 9 | gpmc_a27 | |||||||
K3 | gpmc_a4 | 14 | gpmc_a4 | |||||||
H2 | gpmc_ben0 | 15 | gpmc_ben0 | gpmc_cs4 | ||||||
J1 | gpmc_a6 | 14 | gpmc_a6 | |||||||
K6 | gpmc_a15 | 15 | gpmc_a15 | |||||||
B3 | gpmc_ad11 | 13 | gpmc_ad11 | |||||||
K5 | gpmc_a16 | 15 | gpmc_a16 | |||||||
M2 | gpmc_a1 | 14 | gpmc_a1 | |||||||
D7 | gpmc_a24 | 15 | gpmc_a24 | gpmc_a18 | ||||||
B5 | gpmc_a23 | 15 | gpmc_a23 | gpmc_a17 | ||||||
C2 | gpmc_ad8 | 13 | gpmc_ad8 | |||||||
A2 | gpmc_ad10 | 13 | gpmc_ad10 | |||||||
C3 | gpmc_ad12 | 13 | gpmc_ad12 | |||||||
E7 | gpmc_a20 | 15 | gpmc_a20 | gpmc_a14 | ||||||
D10 | vin2a_d10 | 9 | gpmc_a24 | |||||||
G3 | gpmc_cs3 | 14 | gpmc_cs3 | gpmc_a1 | ||||||
G5 | gpmc_oen_ren | 15 | gpmc_oen_ren | |||||||
H1 | gpmc_a9 | 14 | gpmc_a9 | |||||||
A6 | gpmc_cs1 | 15 | gpmc_cs1 | gpmc_a22 | ||||||
C1 | gpmc_ad3 | 13 | gpmc_ad3 | |||||||
B2 | gpmc_ad7 | 13 | gpmc_ad7 | |||||||
K1 | gpmc_a7 | 14 | gpmc_a7 | |||||||
L1 | gpmc_a3 | 14 | gpmc_a3 | |||||||
H6 | gpmc_ben1 | 15 | gpmc_ben1 | gpmc_cs5 | gpmc_a3 | |||||
L4 | gpmc_clk | 15 | gpmc_clk | gpmc_cs7 | gpmc_wait1 | |||||
C5 | gpmc_a22 | 15 | gpmc_a22 | gpmc_a16 | ||||||
G4 | gpmc_cs2 | 15 | gpmc_cs2 | |||||||
C7 | vin2a_fld0 | 11 | gpmc_a27 | gpmc_a18 | ||||||
J2 | gpmc_a10 | 14 | gpmc_a10 | |||||||
G1 | gpmc_a12 | 15 | gpmc_a12 | gpmc_a0 | ||||||
G2 | gpmc_a17 | 15 | gpmc_a17 | |||||||
K2 | gpmc_a5 | 14 | gpmc_a5 | |||||||
D6 | gpmc_a21 | 15 | gpmc_a21 | gpmc_a15 | ||||||
B6 | gpmc_a27 | 15 | gpmc_a27 | gpmc_a21 | ||||||
D3 | gpmc_ad9 | 13 | gpmc_ad9 | |||||||
A4 | gpmc_a19 | 15 | gpmc_a19 | gpmc_a13 | ||||||
C6 | gpmc_a25 | 15 | gpmc_a25 | gpmc_a19 | ||||||
M1 | gpmc_a0 | 14 | gpmc_a0 | |||||||
D8 | vin2a_clk0 | 11 | gpmc_a27 | gpmc_a17 | ||||||
F2 | gpmc_a18 | 15 | gpmc_a18 | |||||||
L3 | gpmc_a11 | 14 | gpmc_a11 |