JAJU785A January   2017  – March 2020

 

  1.   改訂履歴

Overview

The software for this lab is mostly identical to lab three, but additional phase shedding and synchronous rectification threshold logic has been added in this lab. There are no variables that need to be adjusted in the Expressions Window. The DC load is used to step through loads from 1A-15A, recording input voltage and current, as well as output voltage and current at each step. From these observations the efficiency can be computed.

The software block diagram is shown in Figure 34

TIDM-1001 TIDM1001_Lab4.pngFigure 34. TIDM-1001 - Lab 4 software diagram