SCLS746A February   2014  – October 2014 SN74GTL2014

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Dynamic Electrical Characteristics
    7. 6.7 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 5 V tolerance on LVTTL input
      2. 8.3.2 3.6 V tolerance on GTL Input/Output
      3. 8.3.3 Ultra-Low VREF and High Bandwidth
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 GTL-/GTL/GTL+ to LVTTL
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curve
      2. 9.2.2 LVTTL/TTL to GTL-/GTL/GTL+
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
        3. 9.2.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Trademarks
    2. 12.2 Electrostatic Discharge Caution
    3. 12.3 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

1 Features

  • Operates as a GTL–/GTL/GTL+ to LVTTL or LVTTL to GTL–/GTL/GTL+ Translator
  • The LVTTL Inputs are Tolerant up to 5.5 V Allowing Direct Access to TTL or 5 V CMOS
  • The GTL Input/Output Operate up to 3.6 V, Allowing the Device to be Used in High Voltage Open-Drain Applications
  • VREF Goes Down to 0.5 V for Low Voltage CPU Usage
  • Partial Power-Down Permitted
  • Latch-up Protection Exceed 500 mA per JESD78
  • Package Option: TSSOP14
  • –40°C to 85°C Operating Temperature Range
  • ESD Protection on All Terminals
    • 2000 V HBM, JESD22-A114
    • 1000 V CDM, IEC61000-4-2

2 Applications

  • Server
  • Base Station
  • Wireline Communication

3 Description

The SN74GTL2014 is a 4-channel translator to interface between 3.3-V LVTTL chip set I/O and Xeon processor GTL–/GTL/GTL+ I/O.

The SN74GTL2014 integrates ESD protection cells on all terminals and is available in a TSSOP package (5.0 mm × 4.4 mm). The device is characterized over the free air temperature range of –40°C to 85°C.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
SN74GTL2014 TSSOP (14) 5.00 mm × 4.40 mm
  1. For all available packages, see the orderable addendum at the end of the data sheet.
fbd_cls746.gif

4 Revision History

Changes from * Revision (February 2014) to A Revision

  • Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. Go
  • Updated Specifications sectionGo
  • Updated LVTTL/TTL to GTL–/GTL/GTL+ application schematic. Go
  • Updated LVTTL/TTL to GTL–/GTL/GTL+ application schematic. Go
  • Added Power Supply Recommendations Go