


User's Guide SLAU617B–February 2015–Revised August 2016

TSW16DX370EVM Rev. B

This user's guide describes the characteristics, operation, and use of TI's TSW16DX370EVM Rev B. The equipment required, setup procedures, device configuration, and an evaluation and troubleshooting section are also included.



Microsoft, Windows are registered trademarks of Microsoft Corporation.



Contents

1	Introdu	uction	3
2	Equipr	nent	4
	2.1	Evaluation Board Feature Identification Summary	4
	2.2	Required Equipment	4
3	Setup	Procedure	5
	3.1	Install the High Speed Data Converter Pro (HSDC Pro) Software	6
	3.2	Install the Configuration GUI Software	6
	3.3	Connect the EVM and TSW14J56EVM	6
	3.4	Connect the Power Supplies to the Boards	6
	3.5	Connect the Signal Generators to the EVM (RF Signal OFF)	6
	3.6	Connect the EVM and TSW14J56EVM to the PC	7
	3.7	Open the HSDP Software and Load the FPGA Image to the TSW14J56EVM	7
	3.8	Program the EVM Using the Configuration GUI in the HSDC Pro Software	
	3.9	Verify the TSW14J56EVM Switch Settings, Initialize the JESD204B Link (CPU_RESET), and Verify TSW14J56EVM Status LEDs.	8
	3.10	Turn the Signal Generator RF Outputs ON	
	3.11	Capture Data Using the HSDP Software	
	3.12	Re-Verify TSW14J56EVM Status LEDs	
4	Device	e Configuration	
	4.1	Supported JESD204B Features	
	4.2	Using the Device Configuration GUI	
	4.3	Low-Level Control	
5	Evalua	ation Troubleshooting	
Appen			

List of Figures

1	EVM Feature Locations	. 4
2	EVM Test Setup	. 5
3	High Speed Data Converter Pro (HSDP) GUI	. 9
4	Configuration GUI INTRO Tab	11
5	Configuration GUI ADC CORE Tab	12
6	Configuration GUI JESD240B Tab	12
7	LMH6521 Tab	13
8	LMK04828 MACRO CONFIG Tab	13
9	LMK04828 PLL1 Config Tab	15
10	LMK04828 PLL2 Config Tab	15
11	LMK04828 SYSREF and SYNC Tab	16
12	LMK04828 Clock Outputs Tab	16
13	LMX2581 MACRO CONFIG Tab	17
14	LMX2581 PLL Config Tab	18
15	Low-Level Register Control Tab	19

List of Tables

1	Default State of LEDs on the TSW14J56EVM During Normal Operation	8
2	Default State of LEDs on the TSW14J56EVM During Normal Operation	9
3	Troubleshooting Procedures	20
4	EVM Jumper Settings	21
5	Meaning of LEDs on the TSW14J56EVM	21
6	Required State of Switches on the TSW14J56EVM	22

References

- 1. ADC16DX370 datasheet (SNVSA18C)
- 2. LMH6521 datasheet (SNOSB47D)
- 3. TRF37B32 datasheet (SLASE37A)
- 4. LMX2581 datasheet (SNAS601G)
- 5. LMK04828 datasheet (SNAS605A)
- 6. TSW14J56EVM user's guide (SLWU086A)
- 7. High Speed Data Converter Pro software user's guide, available here: DATACONVERTERPRO-SW
- 8. FTD245 Driver Installation Manual http://www.ftdichip.com/Support/Documents/InstallGuides.htm

1 Introduction

The TSW16DX370EVM is a reference design board used to evaluate the receiver IF subsystem solution with over 100-MHz usable bandwidth including the following products from Texas Instruments:

- ADC16DX370 dual channel 16-bit analog-to-digital converter (ADC) sampling at 368.64 MSPS
- LMH6521 dual digitally controlled variable gain amplifier (DVGA)
- TRF37B32 dual down-converting mixer with integrated IF amplifier
- LMX2581 wideband frequency synthesizer with integrated VCO
- LMK04828 ultra low jitter synthesizer and jitter cleaner

This evaluation board also includes the following important features:

- High speed serial JESD204B data output over a standard FMC interface connector.
- Device register programming via USB connector and FTDI USB-to-SPI bus translator for all devices.

The digital data from the TSW16DX370EVM board can be quickly and easily captured with the TSW14J56EVM data capture board. The TSW14J56EVM captures the high speed serial data, decodes the data, stores the data in memory, and then uploads it for analysis to a connected PC via a USB interface. The High Speed Data Converter Pro (HSDC Pro) software on the PC communicates with the hardware and processes the data.

With proper hardware selection in the HSDC Pro software, the TSW14J56 is automatically configured to support a data capture from the ADC16DX370EVM at the default sampling rate of 368.64 MSPS and serial data rate of 7.3728 Gbps.

For the rest of this document, the following references apply:

- The TSW16DX370EVM evaluation board is referred to only as 'EVM'
- The ADC16DX370 device is referred to only as 'ADC'
- The LMH6521 device is referred to only as 'LMH'
- The TRF37B32 device is referred to only as 'TRF'
- The LMX2581 is referred to only as 'LMX'
- The LMK04828 is referred to only as 'LMK'


٦

Introduction



2 Equipment

This section describes how to setup the EVM on the bench with the proper equipment to evaluate the full performance of the reference design.



2.1 Evaluation Board Feature Identification Summary

Figure 1. EVM Feature Locations

2.2 Required Equipment

The following equipment and documents are included in the EVM evaluation kit:

- Evaluation board (EVM)
- User's guide (this document)
- Power supply cable with barrel connector and flying leads (for connection of the EVM to a +6-V bench power supply)
- Mini-USB cable

CAUTION

Ensure that the power cable is connected to the bench power supply and EVM with the correct polarity. Connecting the cable with an incorrect polarity may damage the EVM. Testing the voltage at the output of the power cable (at the barrel connector) is recommended before connecting the power cable to the EVM.

The following list of equipment contains items that are **not** included in the EVM evaluation kit but the items are required for evaluation of this product:

- TSW14J56EVM data capture board plus power cable and mini-USB cable
- High Speed Data Converter Pro software
- PC running Microsoft[®] Windows[®] 8, Windows 7, or Windows XP



- 2x (or dual-channel) Bench power supplies capable of +6V/2A and +5V/2A
- One (1) Low-Noise Signal Generator. The following generators are recommended:
 - RF generator, > +17 dBm, ≤ 40 dBc harmonics, < 500 fs jitter 20 kHz 20 MHz, 10 MHz 2 GHz frequency range
 - HP HP8644B
 - Rohde & Schwarz SMA100A
- Bandpass filter for analog input for desired RF input frequency from 700–2700MHz. The following filters are recommended:
 - Bandpass filter, ≥ 60-dB harmonic attenuation, ≤ 5% bandwidth, > +18-dBm power, < 5-dB insertion loss
 - Trilithic 5VH-series Tunable BPF
 - K&L BT-series Tunable BPF
 - TTE KC6 or KC7-series Fixed BPF
- 3-dB resistive attenuator, SMA, 50 Ω
- Signal path cables, SMA or BNC




Figure 2. EVM Test Setup

SLAU617B–February 2015–Revised August 2016 Submit Documentation Feedback



Setup Procedure

3.1 Install the High Speed Data Converter Pro (HSDC Pro) Software

Download the most recent version of the HSDP software from the High Speed Data Converter Pro Software product page. Follow the installation instructions to install the software.

CAUTION

The HSDC Pro software must be installed before connecting the TSW14J56EVM to the PC for the first time.

3.2 Install the Configuration GUI Software

- 1. Download the configuration GUI software from the TSW16DX370EVM product page at www.ti.com
- 2. Extract files from the zip file
- 3. Run setup.exe and follow the installation instructions

3.3 Connect the EVM and TSW14J56EVM

With the power off, connect the EVM to the TSW14J56EVM via the FMC connector as shown in Figure 2. Check that the standoffs provide the proper height for robust connector connections.

3.4 Connect the Power Supplies to the Boards

- 1. Confirm that the power switch on the TSW14J56EVM is in the OFF position.
- 2. Connect the power cable for the TSW14J56EVM to the bench power supply and test the voltage and polarity at the cable output. The barrel connector core must be +5V relative to the outside shield.
- 3. Connect the power cable with +5V to the TSW14J56EVM.
- 4. Turn the power switch of the TSW14J56EVM to the ON position.
- 5. Connect the power cable for the TSW16DX370EVM to the bench power supply and test the voltage and polarity at the cable output. The barrel connector core must be +6V relative to the outside shield.
- 6. Connect the power cable with +6V to the TSW14J56EVM.

CAUTION

Ensure that the power cable is connected to the bench power supply and EVM with the correct polarity. Connecting the cable with an incorrect polarity may damage the EVM. Testing the voltage at the output of the power cable (at the barrel connector) is recommended before connecting the power cable to the EVM.

3.5 Connect the Signal Generators to the EVM (RF Signal OFF)

- Connect a signal generator to the RFINA input of the EVM through a bandpass filter and attenuator at the SMA connector. This must be a low noise signal generator. A trilithic tunable bandpass filter is recommended to filter the signal from the generator. Configure the signal generator for -25 dBm, 1750 MHz.
 - Important: Coherent sampling of the input signal is not possible with the default hardware configuration of this EVM. A windowing function must be used in HSDC Pro for FFT analysis
- 2. Do not yet turn on the RF output of the signal generator.

CAUTION

This TRF device at the input of this reference design has an IP1dB = +29 dBm, but the signal path gain may cause saturation for sinusoidal signals as low as -24 dBm.



3.6 Connect the EVM and TSW14J56EVM to the PC

- 1. Connect the EVM to the PC with the Mini-USB cable
- 2. Connect a Mini-USB cable from the PC to the TSW14J56EVM.
- 3. If this is the first time connecting the TSW14J56EVM to the PC, then follow the on-screen instructions to automatically install the device drivers. See the TSW14J56EVM user's manual for more specific instructions.

3.7 Open the HSDP Software and Load the FPGA Image to the TSW14J56EVM

- 1. Open the HSDP software
- 2. Press OK to confirm the serial number of the TSW14J56EVM device
- 3. Select the '**TSW16DX370EVM**' device from the ADC select drop-down in the top left corner and Press YES to update the firmware.
 - Important: Configuring the ADC16DX370 with options other than the default register values may require different instructions for selecting the device in HSDC Pro. See the appendix for more details.
 - **NOTE:** Depending on the quality of the signal generator used for the input signal, a bandpass filter may not be required. The EVM achieves ~70 dB of selectivity outside the IF passband, attenuating the spurs of most signal generators to insignificant levels.
- 4. Enter the ADC sampling rate (Fs) as '368.64M' or the desired sampling rate
 - This number should be equal to the actual sampling rate of the device and must be updated if the sampling rate changes.

3.8 Program the EVM Using the Configuration GUI in the HSDC Pro Software

- Note that selecting the 'TSW16DX370EVM' in the ADC select drop-down menu made an additional 'TSW16DX370EVM' tab appear in HSDC Pro. Select the TSW16DX370EVM tab in the HSDC Pro software.
- 2. Navigate to the INTRO tab in the GUI
- 3. Press the 'Program LMK04828' button.
- 4. Verify that the 'PLL2 LOCKED' (D10) and 'LMK LOCKED' (D9) LEDs become lit on the EVM.
- 5. Press the 'Calibrate ADC16DX370' button.
- 6. Press the 'Program LMX2581' button.
- 7. Verify that the 'LD' LED, next to the LMX2581, becomes lit.
- 8. Press the 'Program LMH6521' button.



3.9 Verify the TSW14J56EVM Switch Settings, Initialize the JESD204B Link (CPU_RESET), and Verify TSW14J56EVM Status LEDs

- 1. Observe the switches and jumpers on the TSW14J56EVM and verify that they are in the correct position. The required switch settings are shown in Table 6.
- Press the CPU_RESET button (SW7) on the TSW14J56EVM. This button is used to reset the JESD204B receiver core in the receiving FPGA and should be pressed after power up, after changing the test setup, or after changing particular device configuration registers.
- 3. Verify the status of the D1–D8 LEDs on the TSW14J56EVM. See the appendix for more information regarding the status LEDs.

LED	Status
D1	N/A
D2	Blinking
D3	ON
D4	Blinking
D5	ON
D6	OFF
D7	OFF
D8	ON
FPGA_DONE	ON

Table 1. Default State of LEDs on the TSW14J56EVM During Normal Operation

3.10 Turn the Signal Generator RF Outputs ON

Turn on the RF signal outputs of the signal generators connector to RFINA.

3.11 Capture Data Using the HSDP Software

The following settings are made in the HSDC Pro window (Figure 3):

- 1. Verify that 'TSW16DX370EVM' is the selected device.
- 2. Verify the 'ADC sampling rate (Fs)' as '368.64M'. This value must be equal to the operating sampling rate of the device.
- 3. Select the Test to perform.
- 4. Select the data view.
- 5. Select the channel to view.
- 6. When viewing FFT results, verify that an appropriate windowing function such as 'Blackman' is selected.
- 7. Press the capture button to capture new data.
- 8. Additional Tips:
 - Use the 'Notch Frequency Bins' from the Test Options file menu to remove bins around DC (eliminate DC noise, offset) or the fundamental (eliminate phase noise from signal generators).
 - Open the 'Capture Option' dialog from the Data Capture Options file menu to change the capture depth or to enable FFT averaging.
 - For analyzing only a portion of the spectrum, use the 'Single Tone' Test with the 'Bandwidth Integration Markers' from the 'Test Options' file menu. The 'Channel Power' test may also be useful.
 - For analyzing only a subset of the captured data, set the 'Analysis Window (samples)' setting to a value less than the number total samples captured and move the green/red markers in the small transient data window at the top of the screen to select the data sub-set of interest.






Figure 3. High Speed Data Converter Pro (HSDP) GUI

3.12 Re-Verify TSW14J56EVM Status LEDs

Verify the status of the D1–D8 LEDs on the TSW14J56EVM. Note that D4 has changed to indicate that the JESD204B link is established. See the appendix for more information regarding the status LEDs

LED	Status
D1	N/A
D2	Blinking
D3	OFF
D4	Blinking
D5	ON
D6	OFF
D7	OFF
D8	ON
FPGA_DONE	ON

Table 2. Default State of LEDs on the TSW14J56EVM During Normal Operation	on
Table 2. Default offace of EEDS off the TOW 14030EVM During Normal Operation	



4 Device Configuration

The ADC device is programmable via the serial programming interface (SPI) bus accessible through the FTDI USB to SPI converter located on the EVM. A GUI is provided to write instructions on the bus and program the registers of the ADC device.

For more information about the registers of a particular device, see the device datasheet.

4.1 Supported JESD204B Features

The ADC device supports some configuration of the JESD204B interface. Due to limitations in the TSW14J56EVM firmware, all JESD204B link features of the ADC device are not supported. The following table describes the supported and non-supported features.

JESD204B Feature	Supported by ADC16DX370 Device	Supported by TSW14J56	
Number of lanes per	L = 1 or 2	L = 1 supported	
channel (L)		L = 2 supported with special instructions for configuring HSDC Pro software	
Number of Frames per	K = 9 to 32	K = 32 supported	
Multiframe (K)		Other K values not supported at this time.	
Scrambling	Scrambling supported	Scrambling not supported at this time	
Test Patterns	PRBS7, PRBS15, PRBS23 supported	ILA and RAMP supported	
	D21.5, K28.5, ILA, Ramp patterns supported	PRBS7, PRBS15, PRBS23, D21.5, K28.5 not supported a this time	
Speed	Lane rates from 7.4 Gbps down to 1 Gbps	Lane rates from 7.4 Gbps (Fs = 370 MSPS) down to 1 Gbps (Fs = 170 MSPS).	
		The Fs parameter must be properly set in HSDC Pro.	

4.2 Using the Device Configuration GUI

The Device Configuration GUI must be installed separately from the HSDC Pro installation, but the Configuration GUI automatically integrates into the HSDC Pro Software. If HSDC Pro is opened and the device is selected corresponding to a Configuration GUI that is already installed, then the Configuration GUI will automatically load as a selectable tab. If the Configuration GUI is opened before HSDC Pro, it will open as a standalone GUI.

Figure 4 and Figure 5 show the GUI open to the INTRO tab and ADC CORE tab, respectively. Tabs at the top of the panel organize the configuration into device and EVM features with user-friendly controls and a low-level tab for directly configuring the registers. The EVM has four (4) configurable devices, namely the ADC, LMH, LMX, and LMK. The Register Map for each device is provided in the respective device datasheet.



TSW16DX	370EVM								
File Debug Tools Settings Help									
	TSW16DX370EVM Configuration GUI								
INTRO	INTRO ADC16DX370 LMH6521 LMK04828 LMX2581 🗄 Low Level View USB Status Reconnect FTDI?								
	sele Con 2) P tab 3) P cont 4) P the Not	t a different configu iguration 2. essing the 'Calibrat o further configure ess the button to th gure the integrated ess the 'Program LI MH6521 Tab to fur	VIK04828' button t aration on the LMH e ADC16DX370' but this device. e right to configuu LO frequency of t VIH6521' button. T ther configure the ng the ADC after p nanged after power ush Setup' button i configuration file execute the procee	K04828 Tab. Pr utton to the rig re the LO to ou the LMX2581 to his enables the DVGA. power-up is no er-up. executes the s in one step.	Procedure configure the LMK clocking ressing the 'Program LMK0 the calibrate the ADC. Use utput a default frequency va the desired value on the L DVGA and sets the attenue t strictly required unless the Demo One-Push Setup	4828' button executes e the ADC16DX370 Ilue (1468 MHz) or LMX2581 TAB. ation to 16dB. Use	emo.cfg .cfg		
Read Regist	ter: LMH6521.CI	HA[0x0] - [0x8 12/9/2	014 4:59:30 PM	Build:	CONNECTED	Idle	🐺 Texas Inst	RUMENTS	

Figure 4. Configuration GUI INTRO Tab

Control	Description
Program LMK04828	Executes the 'LMK04828_config2.cfg' script
Calibrate ADC16DX370	Executes the 'ADC16DX370_CalDIVCLK1.cfg' script, running the calibration procedure required by the device
Program LMX2581	Executes the configuration script pointed to by the selection menu on the LMX2581→MACRO_CONFIG tab
Program LMH6521	Enables both LMH6521 channels and sets the attenuation to 24 dB
Demo One-Push Setup	Executes the following series of configuration scripts: LMK04828_configDemo.cfg ADC16DX370_configDemo.cfg LMX2581_configDemo.cfg LMH6521_configDemo.cfg



Device Configuration

	TSW16DX3	70EVM Configuration G	UI				
NTRO		LMX2581 E Low Level View					
ADC CC	DRE JESD204B						
General Controls Clock Path Controls Note: Exiting from Power Down mode requires special consideration as described in the datasheet. Clock Divide Ratio Coarse Delay 0 🚔 Power Down Mode ADC Test Pattern Divide-by-1 💌 Divide-blage 0 5 10 15							
	Normal Image: Construction Data Format SDO Output Voltage 2's Complement 3.3V	DC Offset Correction	Dele DC Offset Correction BW 0 1 2 3				
Overrange Controls Input Imbalance Correction Ch.A Input Amplitude Correction Ch.B Overrange Hold Duration +0 Sample Periods Overrange Threshold: +0 Ohm VIN+, -0 Ohm VIN- +0 Ohm VIN+, -0 Ohm VIN- • 0 • 0 • 0 •							

Figure 5. Configuration GUI ADC CORE Tab




Figure 6. Configuration GUI JESD240B Tab



TSW16DX370EVM							
File Debug Tools Settings Help							
TSW16DX370EVM Configuration GUI							
INTRO ADC16DX370 LMH6521	LMK04828 LMX2581 E Low Level View USB St	atus Reconnect FTDI ?					
Enable Ch. A 📃 🛄	Min Attenuation Max Attenu Attenuation Ch. B [dB]	31.5 bation					
Operation Successful. 12/10	/2014 6:00:09 PM Build: CONNECTED Idle	TEXAS INSTRUMENTS					

Figure 7. LMH6521 Tab

TSW16DX370EVM								
File Debug Tools Settings Help								
TSW16DX370EVM Configuration GUI								
INTRO ADC16DX370 LMH6521	LMK04828 LMX2581	E Low Level View		USB Status Reconnect FTDI ?				
MACRO CONFIG PLL1 Configuration	PLL2 Configuration	SYSREF and SYNC	Clock Outputs					
	(See the EVM User's Guide for LMK s Configuration 1 FPGA (EVM Configuration 2 (DEFAULT) Configuration 3 Configuration 3	Defined Configuration details regarding custom cont et to distribution mode clocked by LMK, no SYSREF y CLKINI via REIN = Fs/2 VySREF = Fs/2 SYSREF = Fs/2 Continuous HARDWARE MODIFICATION F PLL2 enabled Int. VCO clocked by LMK, Fs = 368,64MS res LMK OSCin = 61.44MHz SYSREF = 11.52MHz, continuous DEVCLKA/B = 184.32MHz SYSREF = 11.52MHz, continuous m LMK04828 Configuration .MK04828 config3.cfg' file Hardware Modification may b	figurations) ampling Rate) REQUIRED) SPS, no SYSREF us					
Updated the Tree with register details 12/11/201	4 2:09:40 PM Build:	CONNECTED	Idle	TEXAS INSTRUMENTS				





Device Configuration

Control	Description
ADC clocked extensily UNK set to distribution mode Require UNK CLINN = Fs Configuration 1	Used to set the ADC sampling rate to a value different than the default value
Configuration 1 Products Unit a UNIT	Executes 'LMK04828_config1.cfg' script
	LMK set in clock distribution mode
	 Reference signal must be applied to REFIN SMA between 100 MHz and 370 MHz (F_{REFIN}), +6 dBm
	 ADC clocked by LMK, Sampling rate = F_{REFIN}
	No ADC SYSREF
	 Reference frequency sent to FPGA = F_{REFIN} / 2
	 SYSREF frequency sent to FPGA = F_{REFIN} / 32
	 LMX2581 OSCin reference frequency = F_{REFIN}
	NOTE: This impacts the frequency plan and noise optimization of the LMX2581
	• EVM hardware must be changed to remove power to Y1 (Remove FB18)
ADC clocked by LNK, Fs = 368.64MSPS, no SYSREF LMK PLL2 enabled Int. VCO Requires LMK CUXPL = 6.0.44MHz FPGC EXVLSLAP = 58.32MHz	Used to set the default ADC sampling rate
FPGA SYSREF = 11.32MHz, continuous	Appropriate configuration for default hardware
	Executes 'LMK04828_config2.cfg' script
	LMK PLL1 disabled, PLL2 with internal PLL enabled
	LMK reference provided by Y1, 61.44 MHz
	 ADC clocked by LMK, Sampling rate = 368.64 MSPS
	No ADC SYSREF
	Reference frequency send to FPGA = 184.32 MHz
	 SYSREF frequency sent to FPGA = 11.52 MHz
	• LMX2581 OSCin reference frequency = 368.64 MHz
Configuration 3 Custom LMR04828 Configuration Exit LMR04828_config3.cfg file (EVM Hardware Modification may be required)	Used for LMK04828 development
	Executes 'LMK04828_config3.cfg' script.
	 By default, this script is the same script as LMK04828_config2.cfg
	Intended for editing






Figure 9. LMK04828 PLL1 Config Tab








Device Configuration

Debug Tools Setti	<u> </u>					
	TS	SW16DX370EV	'M Configurati	on GUI		
NTRO ADC16DX	370 LMH6521	_MK04828 LMX2	581 🔝 Low Leve	el View	USB Statu	s Reconnect FTDI ?
MACRO CONFIG	PLL1 Configuration	PLL2 Configurat	ion SYSREF and S	SYNC Clock Out	outs	
SYSREF Configuration	(Global DDLY SY	NC Configuration			
SYSREF Source Normal SYNC	SYSREF Divider	DDLY Step Count	SYNC Mode		EF must be configured ering will work.	
SYSREF Block PD Pulse Count SYSREF DDLY SYSREF SYNC Disable DCLKout6 SYNC Disable SYNC Pin Polarity SYSREF PD V 8 0 DCLKout7 SYNC Disable DCLKout6 SYNC Disable SYNC Enable V SYSREF DDLY PD V 8 0 DCLKout2 SYNC Disable DCLKout1 SYNC Disable SYNC Iniable SYSREF Duly PD V 8 0 DCLKout2 SYNC Disable DCLKout1 SYNC Disable SYNC Iniable SYSREF Doly PD V 8 0 DCLKout2 SYNC Disable DCLKout1 SYNC Disable SYNC Iniable						
CLKout Delays						
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
DCLK Delay Dynamic DDLY EN DCLK Continuous? High #Low S # High #Low Divider Only ADLY (ps) SDCLK Delay HS ADLY (PS) DDLY ADLY (PS) 0 0	DCLK Delay Dynamic DDLY EN DCLK Continuous? HS #High #S 5 ADLY Input Divider Only * ADLY (ps) 500 SDCLK Delay HS ADLY (DV) ADLY EN DDLY ADLY (DV) 0 0	DCLK Delay Dynamic DDLY EN DLLK Contunuer? HS # High * * ADLY (ps) 500 SDLY Censure BDLY (ps) SOULY ADLY (ps) DDLY ADLY (ps)	DCLK Delay Dynamic DDLY EN DLLK Contunuer? HS # High DLY (ps) Divider Only ADLY (ps) SOO SDCLK Delay HS ADLY (ps) DDLY ADLY (ps) OUY	DCLK Delay Dynamic DDLY EN DCLK Continuous? HS # High # Low S ADLY Input Divider Only ADLY (ps) 500 SDCLK Delay HS ADLY (Data DLY (Data) DDLY ADLY (Data) OLY	DCLK Delay Dynamic DDLY EN DCLK Continuous? HS # High # Low S S ADLY Input Divider Only ADLY (ps) 500 SDCLK Delay HS ADLY (ps) DDLY ADLY (ps)	DCLK Delay Dynamic DDLY EN DCLK Continuous? HS # High # Low S \$ \$ \$ \$ \$ \$ ADLY (pput Divider Only \$\$ ADLY (ps) 500 SDCLK Delay HS ADLY (ps) DDLY ADLY (ps) 0 0



	т	SW16DX370E	/M Configurat	ion GUI		
TRO ADC16DX	370 LMH6521	LMK04828 LMX2	2581 🔝 Low Lev	el View	USB Statu	Reconnect FTDI ?
IACRO CONFIG	PLL1 Configuration	PLL2 Configura	tion SYSREF and	SYNC Clock Outp	outs	
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 DAC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 SMP Clock Outputs	CLKout 8 and 9 Extra FMC Clocks	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
Group Powerdown 👽 Output Drive Level 📄 Input Drive Level 📄	Group Powerdown 🔽 Output Drive Level 🥅 Input Drive Level 🕅	Group Powerdown	Group Powerdown	Group Powerdown Dutput Drive Level	Group Powerdown Dutput Drive Level	Group Powerdown 🔽 Output Drive Level 📄 Input Drive Level 📄
DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider
2 💌	4	8 🔻	8 🔻	8 🔻	8 🗸	2 💌
DCLK Source	DCLK Source	DCLK Source	DCLK Source DCLK Source		DCLK Source	DCLK Source
Divider 💌	Divider 💌	Divider 💌	Divider 💌	Divider 💌	Divider 💌	Divider 💌
DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert
Powerdown 💌	Powerdown 👻	LVDS 💌	LVDS	LVDS 💌	LVDS 💌	Powerdown 💌
SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source
Device Clock	Device Clock	Device Clock 👻	Device Clock 👻	Device Clock 👻	Device Clock 👻	Device Clock
SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert
Powerdown 💌	Powerdown 👻	Powerdown 💌	Powerdown 💌	Powerdown 💌	Powerdown 💌	Powerdown 💌
SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State
Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active	Active/Active
SDCLKout PD	SDCLKout PD	SDCLKout PD	SDCLKout PD	SDCLKout PD	SDCLKout PD	SDCLKout PD
DCLKout_DDLY_PD		DCLKout_DDLY_PD		DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD
DCLKout_HSg_PD		DCLKout_HSg_PD		DCLKout_HSg_PD	DCLKout_HSg_PD	DCLKout_HSg_PD
DCLKout_ADLYg_PD	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD
DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD	DCLKout_ADLY_PD

Figure 12. LMK04828 Clock Outputs Tab



TSW16DX									×
File Debug	Tools Set	tings H							
			T	SW16DX3	70EVM (Configuration Gl	JI		
INTRO	ADC16D	X370	LMH6521	LMK04828	LMX2581	E Low Level View		USB Status Reconne	ct FTDI ?
MACRO	CONFIG	BLOC	K DIAGRAM	PLL CONFIG	i				
					LMX2581	L Macro Configuratio	n		
					for T	SW16DX370EVM			
				c	hoices and ther	ntegrated LO frequency from th n press the 'Program LMX2581' nfiguration file may be accesse	Button.		
						on directory of this GUI installat			
				LO Freq	uency Selection	Program	MX2581		
					LO = 1468 MH	z			
Updated the	e Tree with reg	ister deta	ails 12/10/20	14 2:39:03 PM	Build:	CONNECTED	Idle	🐺 Texas Instr	RUMENTS

Figure 13. LMX2581 MACRO CONFIG Tab

Control	Description
LO Frequency Selection LO = 1468 MHz	 Executes the configuration script 'LMX2581_XXX.cfg' where XXX is the RF output frequency Requires OSCin reference frequency = 368.64 MHz which occurs for the default LMK04828 configuration CUSTOM script intended for editing and development



	TOMA COMPTOEMA Com	
	TSW16DX370EVM Conf	nguration GOI
TRO ADC16DX370 LMH	H6521 LMK04828 LMX2581	Low Level View USB Status Reconnect FTDI?
ACRO CONFIG BLOCK DI	AGRAM PLL CONFIG	
Functional Modes	Frequency Plan	Output Select Pin Mode Invert
Operating Mode	122.88 Input OSCin Frequency [MHz]	LD Vtune Lock Detect 💌 Tri-State 💌
Full Chip Mode 💌		FLout GND 💌 Tri-State 💌
Zero Delay Mode	50 PFD Frequency [MHz]	MUXout Readback Push/Pull
Disabled 💌	7 VCO Frequency [MHz]	
Powerdown Mode	1500 RFoutA Frequency [MHz]	Fast Lock Options Digital Lock Detect Options
Powered Up 💌	1500 RFoutB Frequency [MHz]	0
LL Divider and CP Options		
OSCin Frequency	Fractional Options	Diagnosti
f OSCin < 64 MHz 👻	Strong Frac Dithering	Force FL Conditions 4 🖗 DLD Error Count
Disabled OSCin Doubler	1st Order Modulator 💌 FracModulator Order	VCO Sele
	1st Order Modulator FracModulator Order Frac Numerator	Calibration Options Reg/uWire Options
Disabled OSCin Doubler		Calibration Options Reg/uWire Options VCO Code Selection Method 0x F Read Addr
Disabled OSCin Doubler 5 R-Divider	0 Frac Numerator 1 Frac Denominator	Calibration Options Reg/uWire Options VCO Code Selection Method 0x F Read Addr Start selection at VCO_SEL 0x 00000032 Read Value
Disabled OSCin Doubler S R-Divider 24 CP Gain	0 Frac Numerator	Calibration Options Reg/uWire Options VCO Code Selection Method 0x F Read Addr Start selection at VCO_SEL 0x 00000032 Read Value Manual VCO Band Select Read Register vco Rail
Disabled OSCin Doubler 5 R-Divider 24 CP Gain Negative CP Polarity	0 Frac Numerator 1 Frac Denominator	Calibration Options Reg/uWire Options SIN Dates VCO Code Selection Method 0x F Read Addr Osci Du Start selection at VCO_SEL 0x Read Value CCO Detion Manual VCO Band Select 0x Read Register VCO Tun VCO_CAPCODE is init value Image: Color Detion of Color Detion
Disabled OSCin Doubler 5 R-Divider 24 CP Gain Negative CP Polarity 0 CP Gain Bleed	0 Frac Numerator 1 Frac Denominator Output MUX Output Power PD	Calibration Options Reg/uWire Options VCO Code Selection Method 0x F Read Addr Start selection at VCO_SEL 0x 0x0000032 Read Value Manual VCO Band Select Read Register VCO Rail
	1st Order Modulator 💌 FracModulator Order	

Figure 14. LMX2581 PLL Config Tab

4.3 Low-Level Control

The Low-Level View tab, shown in Figure 15, allows configuration of the devices at the bit-field level. At any time, the following controls may be used to configure or read from the device:

Control	Description					
Register Map	Displays the devices on the EVM, registers for those devices, and the states of the registers					
Summary	 Clicking on a register field allows individual bit manipulation in the Register Data Cluster 					
	• The Value column shows the value of the register at the time the GUI was last updated					
	• The LR column shows the value of the register at the time the register was last read					
Write Register Button	Write to the register highlighted in the Register Map Summary with the value in the Write Data field					
Write All Button	Update all registers shown in the Register Map Summary with the values shown in the Register Map Summary					
	 Can be used to re-synchronize the GUI with the state of the hardware 					
Read Register Button	Read from the register highlighted in the Register Map Summary and display the results in the Read Data field					
Read All Button	Read from all registers in the Register Map Summary and display the current state of the hardware					
Load Config Button	Load a Configuration File from disk and execute the commands in the file					
Save Config Button	Save a Configuration File to disk that contains the current state of configuration					
Register Data Cluster	Manipulate individual accessible bits of the register highlighted in the Register Map Summary					
Individual Register Cluster with Read/Write Register Buttons	Perform a generic read or write command to the device shown in the 'Block' drop-down box using the Address and Write Data information					

			TSW16	DX37	0EVI	M Co	nfi	guration G	UI	
INTRO	ADC16DX370	LMH6521	LMK04	828 L	MX25	81	EL	ow Level View	US	B Status Reconnect FTDI ?
Register N Block / Re	Nap egister Name	Add	ress Defau	lt Mode	Size	Value		Write Data d 129	Register Data	Transfer Read to Write
	CL6DX370 CONFIG_A DEVICE_CONFIG CHIP_TVPE CHIP_ID0 CHIP_VERSION VENDOR_ID0 VENDOR_ID0 VENDOR_ID1 SPI_CFG OMI 0M2 IMB_ADJ_A RESERVED0016 RESERVED0018 RESERVED0018 RESERVED0018	0x00 0x02 0x03 0x04 0x05 0x06 0x00 0x10 0x12 0x12 0x14 0x14 0x14 0x14 0x14 0x14 0x14 0x14	2 0x00 3 0x03 4 0x02 5 0x00 5 0x00 C 0x04 0 x01 0 x01 2 0x81 4 0x00 5 0x00	R/W R/W R R R R R R R R/W R/W R/W R/W R/	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	0x3C 0x00 0x03 0x02 0x00 0x00 0x04 0x51 0x40 0x00 0x00 0x00 0x00 0x00 0xCD 0x58 0x8A 0x80		Write Register Write All Read Data × 81 Read Register Read All Current Address × 12 Note: Load Config will Overwrite all Registers.	R W 0 ♥ x0012RES10[1/2] 1 ⇒ x0012RES10[2/2] 2 § SYS_EN[1/1] 3 □ IDLE[1/2] 4 □ IDLE[2/2] 5 ⇒ x0012RES65[1/2] 6 ⇒ x0012RES65[2/2] 7 ♥ ♥ DF[1/1]	
	RESERVED001A RESERVED001B RESERVED001C	0x14 0x14 0x10	A 0x00 3 0x00	R/W R/W R/W	8 8 8	0x00 0x00 0x00 0x48	Ŧ	Load Config Save Config		
Register I	Description									
Data Form	55[1:0][6:5]						* III *	Block ADC16DX370	Address Write D x 12 x Write	ata Read Data_Generic 81 × 81 Register Read Register

Figure 15. Low-Level Register Control Tab

5 Evaluation Troubleshooting

Table 3 provides troubleshooting procedures for several issues.

Table 3. Troubleshooting Procedures

Issue	Troubleshoot						
General Problem	Verify the test setup shown in Figure 2 and repeat the setup procedure as described in this document.						
	Check power supply to EVM and TSW14J56EVM. Verify that the power switches are in the ON position.						
	Check signal and clock connections to EVM.						
	Visually check the top and bottom layers of the board to verify that nothing looks discolored or damaged.						
	Check the connection of all boards together.						
	Try pressing the CPU_RESET button on the TSW14J56EVM.						
	Try power-cycling the external power supply to the EVM and re-program the LMK and ADC devices.						
TSW14J56 LEDs are not	Verify the settings of the configuration switches on the TSW14J56EVM.						
correct	Verify that the EVM configuration GUI is communicating with the USB and that the configuration procedure has been followed.						
	(LEDs Not Blinking) Reprogram the LMK devices.						
	Try pressing the CPU_RESET button on the TSW14J56EVM.						
	Try capturing data in HSDC Pro to force an LED status update.						
Configuration GUI is not working properly	Verify that the USB cable is plugged into the EVM and the PC.						
	Check the computer's Device Manager and verify that a 'USB Serial Device' is recognized when the EVM is connected to the PC.						
	Verify that the green 'USB Status' LED light in the top right corner of the GUI is lit. If it is not lit, press 'Reconnect FTDI' button.						
	Try restarting the configuration GUI.						
Configuration GUI is not able to connected to the EVM	Use the free FT_PROG software from FTDI Chip and verify that the on-board FTDI chip is programmed with a Product Description that reflects the name of the EVM.						
HSDP Software is not capturing good data or	Verify that the TSW14J56EVM is properly connected to the PC with a mini-USB cable and that the board serial number is properly identified by the HSDP software.						
analysis results are incorrect.	Check that the proper ADC device is selected.						
incorroca	Check that the analysis parameters are properly configured.						
HSDP Software gives a	Try to reprogram the LMK device and reset the JESD204 Link.						
Time-Out error when capturing data	Verify that the ADC sampling rate is correctly set in the HSDP software.						
Sub-Optimal Measured Performance	Try pressing the 'Calibrate ADC' button on the INTRO tab or repeating the configuration GUI procedure for programming the EVM.						
	Check that the spectral analysis parameters are properly configured.						
	Verify that bandpass filters are used in the clock and input signal paths and that low-noise signal sources are used.						



A.1 EVM Jumper Settings

The TSW16DX370EVM has three different jumpers with the following functions.

Table 4	. EVM Ju	mper Setti	ngs
---------	----------	------------	-----

Jumper	Function	Default Setting
JP1	TRF37B32 Low Power Mode Select Short 1-2: Low Power Mode enabled Short 2-3: Low Power Mode disabled	Short 2-3
JP2	ADC16DX370 SPI Bus Level Translator Interface Voltage. Set to be consistent with the SDO output interface voltage of the ADC16DX370. Short 1-2: 3.3V Short 2-3: 1.8V	Short 1-2
JP3	LMX2581 Readback Routing Short 1-2: Register readback routed to testpoint TP2 Short 2-3: Register readback routed via FTDI chip to computer	Short 2-3

A.2 TSW14J56EVM LED Bank and Switch Configuration

The LEDs on the TSW14J56EVM indicate the status of the capture board as well as status of the JESD204B link. The LEDs have the following meaning:

Table 5. Meaning of LEDs on the TSW14J56EVM

FPGA_DONE	FPGA Programming
	ON: FPGA has been programmed OFF: FPGA has NOT been programmed or is being programmed
D1	TX SYNC~
	ON: Synchronization being requested (code group synchronization phase of link initialization) OFF: Synchronization not requested (code group synchronization complete) Note: The status of this LED is only valid after attempting a data capture in HSDC Pro
D2	TX Device Clock
	BLINKING: Device clock is being received from the LMK device on the EVM NOT BLINKING: Device clock not received
D3	SYNC~
	ON: Synchronization being requested (code group synchronization phase of link initialization) OFF: Synchronization not requested (code group synchronization complete) Note: The status of this LED is only valid after attempting a data capture in HSDC Pro
D4	RX Device Clock
	BLINKING: Device clock is being received from the LMK device on the EVM NOT BLINKING: Device clock not received
D5	No Function
D6	DDR3 Memory Calibration Done
	ON: Calibration not done OFF: Calibration done, normal operation
D7	DDR3 Memory Calibration Success
	ON: Calibration not successful OFF: Calibration successful, normal operation
D8	DDR3 Memory Calibration Fail
	ON: Calibration not failed, normal operation OFF: Calibration failed

	-	
Switch	Status	
SW1[1]	OFF	
SW1[2]	OFF	
SW1[3]	OFF	
SW1[4]	OFF	
SW4[1]	OFF	
SW4[2]	OFF	
SW4[3]	OFF	
SW4[4]	OFF	
SW8, MSEL0–MSEL4	All ON	
TDI, TDO, TCK, TMS jumpers	All should be shorting pins 1-2	
JP1 (Y1 PWR)	Short pins 1-2 (HI Setting)	
J8 (USB PWR)	Short pins 1-2	
JP9 (U8 ENB)	Short pins 2-3	

Table 6. Required State of Switches on the TSW14J56EVM

A.3 HSDC Pro Settings for Optional ADC16DX370 Configuration

A.3.1 Changing the Number of Serial Output Lanes (L)

The ADC16DX370 outputs data on two lanes (one lane/channel) by default but the device may also be configured to output on four total lanes. This option is selected using the 'L' parameter on the JESD204B tab in the Configuration GUI. Changing the lane configuration from the default requires special HSDC Pro configuration. Contact TI for more information.

A.3.2 Changing the Number of Frames per Multi-Frame (K)

Changing the number of frames per multi-frame output by the JESD204 transmitted (ADC16DX370) is configured using the 'K' parameter on the JESD204B tab in the Configuration GUI. This parameter must be matched by the receiving device. Changing K from the default requires special HSDC Pro configuration. Contact TI for more information.

A.4 Exercising the SYSREF Input of the ADC

The SYSREF input is used to align the phase of the ADC's internal local multi-frame clock (LMFC) according to the JESD204B interface specification but it is not required to establish a link and evaluate the analog performance of the ADC with this EVM. Upon power-up, the ADC assumes a default alignment for its LMFC and proceeds to synchronize with the receiving device without requiring a SYSREF input event.

A SYSREF signal may be applied to the ADC from the LMK04828 to validate the response of the ADC to a SYSREF event. The SYSREF signal path is AC coupled, therefore only periodic signals with frequencies larger than 5 MHz are supported. Note that continuously running an SYSREF signal to the ADC during normal operating will degrade the spurious performance of the ADC.



A.5 Customizing the EVM Frequency Plan

A.5.1 Signal Path Considerations

The signal path of the TSW16DX370EVM includes two separate LC bandpass filters (BPF). These filters, in conjunction with the LO frequency and the ADC sampling rate set the frequency plan of this design which is intended for a ~100-MHz channel bandwidth and 276.48-MHz intermediate frequency (IF).

The default bandpass filters restrict the signal path frequency plan, but they may be changed. The footprints provide optimal support for a 10-pole BPF with a standard architecture. An optimal re-design of the filters should include modeling of the PCB.

A.5.2 Configuring the LMK04828

By default, the LMK04828 is configured to use PLL2 with an internal VCO and a 61.44-MHz reference from Y1. This reference is multiplied to derive the ADC sampling clock, ADC SYSREF, FPGA reference, FPGA SYSREF, and LMX2581 reference.

The LMK04828 may optionally be configured as a clock distributer and divider. A reference signal may be applied to the REFIN input (~+6 dBm) which is then divided down or passed through to generate the necessary clocks. Basic support for this configuration is available using GUI controls. Script-based customized of this mode is possible using the configuration scripts also supported by the GUI. Hardware changes are required to turn off the Y1 reference by removing FB18.

A.5.3 Configuring the LMX2581

By default, the LMX2581 can be configured to support a wide range of LO frequencies using the configuration GUI. Configuration may be performance with the MACRO configurations, CUSTOM script, or the controls present on the more detailed tabs. Care must be taken to consider the OSCin reference frequency coming from the LMK04828.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from A Revision (March 2015) to B Revision

Page

Removed +5-V power supply from kit and replaced with flying lead power cable.
 In the Setup Procedure section, changed the EVM Test Setup image and the Connect the Power Supplies to the Boards section.

STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
 - 2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as mandated by government requirements. TI does not test all parameters of each EVM.
 - 2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.
- 3 Regulatory Notices:
 - 3.1 United States
 - 3.1.1 Notice applicable to EVMs not FCC-Approved:

This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

3.3 Japan

- 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。 http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
- 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of Japan to follow the instructions below with respect to EVMs:

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
- 4 EVM Use Restrictions and Warnings:
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 Safety-Related Warnings and Restrictions:
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

- 6. Disclaimers:
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
- 8. Limitations on Damages and Liability:
 - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS ANDCONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF POFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.
 - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated