Floating-Point Arithmetic with the TMS32010

APPLICATION REPORT: SPRA002

Author: Ray Simar, Jr.

Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Floating-Point Arithmetic with the TMS32010

Abstract

This report presents algorithms and code implementing floating-point addition, subtraction, multiplication, and division with the TMS320. The support of floating-point operations by the TI processors has made possible some applications, such as the implementation of the CCITT Adaptive Differential Pulse Code Modulation (ADPCM) algorithm and image/graphics operations.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

The TMS32010 Digital Signal Processor is a fixed-point 16/32-bit microprocessor. However, it can also perform floating-point computations at a speed comparable to dedicated floating-point processors.

The purpose of this application report is to analyze an implementation of floating-point addition and multiplication on the TMS32010. The floating-point single-precision standard proposed by the IEEE will be examined. Using this standard, the TMS32010 performs a floating-point multiplication in 8.4 microseconds and a floating-point addition in 17.2 microseconds.

To illustrate floating-point formats and the tradeoffs involved in making a choice between different floating-point formats, a review of floating-point arithmetic notation and of addition and multiplication algorithms is first presented.

FLOATING-POINT NOTATION

The floating-point number f may be written in floating-point format as

$$f = m \times b^e$$

where

m = mantissa

b = base

e = exponent

For example, 6,789,320 may be written as

$$0.6789320 \times 10^{7}$$

In this case,

m = 0.6789320

b = 10

e = 7

The two floating-point numbers f_1 and f_2 may be written as

$$f_1 = m_1 \times b^{e_1}$$

$$f_2 = m_2 \times b^{e_2}$$

Floating-point addition/subtraction, multiplication, and division for f₁ and f₂ are defined as follows:

$$f_1 \pm f_2 = (m_1 \pm m_2 \times b^{-(e_1 - e_2)}) \times b^{e_1}$$
 if $e_1 \ge e_2$ (1)

or

$$=(m_1 \times b^{-(e_2-e_1)}) \pm m_2) \times b^{e_2}$$
 if $e_1 < e_2$

$$f_1 \times f_2 = m_1 \times m_2 \times b^{(e_1 + e_2)}$$
 (2)

$$f_1/f_2 = (m_1/m_2) \times b^{(e_1 - e_2)}$$
 (3)

A cursory examination of these expressions reveals some of the factors involved in the implementation of floating-point arithmetic. For addition, it is necessary to shift the mantissa of the floating-point number which has the smaller exponent to the right by the difference in the magnitude of the two exponents. This is shown in the multiplication by the terms

$$b^{-(e_1-e_2)}$$
 and $b^{-(e_2-e_1)}$

This right shift can result in mantissa underflow. There are also possibilities for mantissa overflow. Addition and subtraction of exponents can lead to exponent underflow and overflow. To alleviate underflow and overflow, it is necessary to decide on some scheme for roundoff. For a detailed description and analysis of underflow and overflow conditions and rounding schemes, see reference 1.

It is desirable to have all numbers normalized, i.e., the mantissas of f_1 and f_2 have the most significant digit in the leftmost position. This provides the representation with the greatest accuracy possible for a fixed mantissa length. The result of any floating-point operation must also be normalized. The factors associated with normalization, overflow, and other characteristics of floating-point implementations are best illustrated with a few examples.

Consider the addition of two binary floating-point numbers f₁ and f₂ where

$$f_1 = 0.10100 \times 2011$$

 $f_2 = 0.11100 \times 2001$

Both of these numbers are normalized, i.e., the first bit after the binary point is a 1. Addition requires equal exponents, so the fractions are aligned by shifting right the one with the smaller exponent and adjusting the smaller exponent. This yields

$$f_2 = 0.00111 \times 2^{011}$$

Then,

$$\begin{array}{c} f_1 + f_2 = 0.10100 \times 2^{011} + 0.00111 \times 2^{011} \\ = 0.11011 \times 2^{011} = f_3 \end{array}$$

The sum may overflow the left end by one digit, thus requiring a postaddition adjustment or renormalization step. Since it is assumed that the register is only of a finite length, this renormalization will result in the loss of the lowest order bit.

Another example illustrates the overflow past the most significant bit. With an assumed register length of five, let

$$f_1 = 0.11100 \times 2^{011}$$

 $f_2 = 0.10101 \times 2^{001}$

Then,

$$\begin{array}{c} 0.11100 \times 2^{011} = f_1 \\ + 0.0010101 \times 2^{011} = f_2 \\ \hline 1.00001\underline{01} \times 2^{011} = f_3 \end{array}$$

The significance of the two digits underlined in the right part of the mantissa is suspect, since it is assumed that the corresponding bits of f_1 are zero. The left underlined digit is the overflow past the most significant bit. To finish the addition, f_3 is shifted to the right and the exponent adjusted accordingly. Thus,

$$1.0000101 \times 2^{011} = f_3$$

The shift of the fraction and the adjustment of the exponent yield

$$0.10000101 \times 2^{100} = f_3$$

The result may be rounded, giving

$$0.10001 \times 2^{100} = f_3$$

or truncated, giving

$$0.10000 \times 2^{100} = f_3$$

FLOATING-POINT ALGORITHMS

Multiplication Algorithm

The algorithm for normalized floating-point multiplication is illustrated in Figure 1. This algorithm is an implementation of Equation 2 in the section on floating-point notation. The floating-point numbers being multiplied are A and B written as

$$A = mA \times b^{eA}$$
 and $B = mR \times b^{eB}$

The result is

$$C = m_C \times b^{e_C}$$

For the resulting m_C , there are three special cases. The m_C may be zero, in which case there is a branch to Step 10 to set C=0. If $m_C\neq 0$, then the most significant bit will be in either the first or second leftmost bit. If the most significant bit is in the second leftmost bit, then a left shift of m_C is necessary (see Step 5). Otherwise, C is already in normalized form, and there is a branch to Step 6.

Step 6 implements the desired rounding scheme. After this rounding, it is possible that m_C will overflow (see Step 7). In this case, it is necessary to right-shift m_C one bit (see Step 8). Step 9 checks for special cases of e_C. If there is an overflow or underflow of e_C, it is handled in Step 10. Otherwise, the result is in range, and the calculation is complete.




Figure 1. Floating-Point Multiplication

Addition Algorithm

The implementation of normalized floating-point addition is more involved than for multiplication. This addition algorithm, outlined in Figure 2, is an implementation of Equation 1 in the section on floating-point notation.




Figure 2. Floating-Point Addition

Step 1 compares e_A and e_B for determining e_C . For this illustration of the algorithm, it is assumed that $e_A \le e_B$. Step 2 determines the right shift (d) that is required to align m_A . Step 3 implements this right shift of m_A . Step 4 disposes of the extra bits of m_A by using the desired rounding technique. The mantissas of A and B are then added in Step 5.

Now, things become somewhat more involved. The mC may be zero, in which case there is a branch to Step 9 which sets eC = 0; a branch to Step 14 sets the special value of the result. The mC may overflow, in which case a right shift of one is necessary (see Step 7). The mC may have k leading zeroes, in which case a left shift of k is required. This normalization step is generally the most involved and time-consuming step to perform. Steps 10, 11, and 12 round mC, test for a possible overflow due to the rounding, and adjust eC accordingly. Step 13 involves the determination of the special case of eC. Finally, after Step 14, the sum C = A + B is formed.

IEEE FLOATING-POINT SINGLE-PRECISION FORMAT

Of interest is a set of formats known as the IEEE standard. This IEEE recommended format consists of a variety of precision formats (single, double, single-extended, and double-extended). The IEEE has also proposed several techniques for handling special cases such as overflow, underflow, $\pm \infty$, and rounding. For complete details, the reader is referred to the proposed IEEE standard.²

The single-precision format is a 32-bit format consisting of a 1-bit sign field s, an 8-bit biased exponent e, and a 23-bit fraction f (see Figure 3). The value of a binary floating-point number X is determined as follows:

$$X = (-1)^{s} \times 2^{(e-127)} \times 1.f$$




Figure 3. IEEE Floating-Point Single-Precision Format

The advantage of this format is that it is structured in such a way as to provide easy storage and straightforward input/output operations on 8-, 16- and 32-bit processors. The disadvantage with this format is that the large mantissa will generally span several words of memory.

FLOATING-POINT IMPLEMENTATION

IEEE Implementation

The IEEE single-precision format is described here as it applies to the addition and multiplication algorithms. In these floating-point routines written for the TMS32010, all results are truncated to 31 bits. This was done so that the user has more flexibility to develop a rounding scheme suitable for his application. The representations of $\pm \infty$ are ignored so that the user can decide how to handle these exceptions in a manner that is appropriate for his particular application.

I/O Considerations

The first consideration is the internal representation of the binary floating-point number. If the number is read into the TMS32010 as two 16-bit words, some processing is then necessary to put the floating-point number into a representation which is easier to process. The representation used in the TMS32010 programs in the Appendix is shown in Figure 4. This internal representation may be arrived at by a simple manipulation of the IEEE bit fields. For this particular algorithm, it is assumed that the floating-point number is input to the TMS32010 as the four 16-bit fields shown in Figure 4. However, the user can easily supply his own routine to arrive at this format from two 16-bit inputs to the TMS32010 where the inputs contain the IEEE single-precision format.




Figure 4. Floating-Point Representation

The format in Figure 4 was chosen to minimize the execution time of the floating-point addition and multiplication routines. The format of the result is shown in Figure 5. Notice that it is identical to the format in Figure 4 except for CLO. CLO has its 16 most significant bits valid for both the multiplication and addition routines.

		14	13	12	11	10	9	8	7	6	5	4	3	2	1	<u>,</u>
CSIGN (0 OR -1)	L															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHI (NORMALIZED)	·	1														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Cro																
										_						
	15	14	13	12	11	10	9	R	7	6	5	4	3	,	1	0
CEXP	Ť		_				_						_	_	_	Ť
			_						_	-				_		

Figure 5. Result Representation

Normalization

Since the floating-point addition involves a normalization, a technique similar to a binary search algorithm is used in the addition routine in the Appendix. To begin the normalization routine, note that with the format used for the result (see Figure 5), all mantissas can be considered to be positive. The binary search for the most significant bit (the leftmost 1 since the mantissa is positive) is illustrated in Figure 6.

The first move is to split C into CHI and CLO. If CHI $\neq 0$, then the most significant bit (MSB) is in CHI; otherwise, it is in CLO. For this example, it is in CHI. The next step is to split CHI into C11 and C12. If C11 $\neq 0$, then the MSB is in the eight bits of C11; otherwise, it is in C12. For this example, the MSB is in C12. Next, split C12 into C23 and C24. Again, if C24 $\neq 0$, then the MSB is in C24; otherwise, it is in C23. Since C24 $\neq 0$, split C24 into C37 and C38. Since C37 $\neq 0$, the MSB is in C37. Finally, splitting C37, a simple bit test shows that the MSB is in position 19. Using this technique, it is possible to find the MSB in a 32-bit field with only five compares.






Figure 6. Binary Search

Added Precision

As illustrated in Figure 5, the 16 most significant bits of CLO are valid, i.e., C is valid for 31 places beyond the binary point. Oftentimes the user is not as concerned with the IEEE standard as in being certain that he has enough accuracy for his particular application. Since the TMS32010 uses 16-bit words, the routines in the Appendix implicitly maintain a 30-bit mantissa. They also implicitly use a 16-bit exponent. If the user desires this added accuracy and dynamic range, then it is readily implementable with no additional cost in execution time. The normalization for the addition, as mentioned previously, operates over the entire 32-bit accumulator. For the strict IEEE format, the user will only want to normalize over the 25 most significant bits of the accumulator. The structure of the normalization routine makes this modification simple.

The routines in the Appendix make no provision for the representations of $\pm \infty$ and exponent underflow and overflow. The user of the routines should consider the degree of significance of these results and the way they should be handled for his particular application. Since these routines are written to operate at maximum speed, truncation of results is used. If the user desires to implement a rounding scheme, then he will also need to check for the possibility of overflow due to the rounding scheme. This step is shown in the multiplication and addition flowcharts (see Figures 1 and 2).

SUMMARY

The TMS32010 may be used to perform floating-point operations with great accuracy, wide dynamic range, and high-speed execution. The design engineer has the responsibility of deciding what type of floating-point format is best for his application. To aid in understanding floating-point operations, several examples have been given illustrating the manipulations necessary to implement floating-point addition and multiplication algorithms. Flowcharts for these algorithms are also included. The Appendix contains the TMS32010 code for the IEEE floating-point single-precision format used in multiplication and addition. These same routines may also be used without modification to implement a format with up to a 30-bit mantissa and a 16-bit exponent without any increase in execution time.

REFERENCES

- Kuck, D.J., THE STRUCTURE OF COMPUTERS AND COMPUTATIONS, Volume 1. New York: John Wiley & Sons, 1978.
- Coonen, J. et al, "A Proposed Standard for Binary Floating-Point Arithmetic," ACM SIGNUM NEWS-LETTER, October, 1979, 4-12.

APPENDIX

IEEEMULT	320	FAMILY MACRO ASSEMBLER 2.1 83.076 16:33:40 1/18/84
0001		****************
0002		*
0003		* THIS IS A FLOATING-POINT MULTIPLICATION ROUTINE WHICH
0004		* IMPLEMENTS THE IEEE PROPOSED FLOATING-POINT FORMAT ON
0005		* THE TMS32010.
0006		*
0007		*****************
0008		
0009		* INITIAL FORMAT (ALL 16 BIT WORDS)
0010		*
0011		* ALL 0 OR 1 ASIGN (0 OR -1)
0012		*/
0013		*
001 4 0015		
0016		* 0 . 15 BITS AHI (NORMALIZED)
0017		*
0018		*
0019		* 0 9 BITS 0 ALO
0020		*
0021		*
0022		*
0023		* AEXP (-127 TO 128)
0024		*
0025		*
0026		* TO HAVE THIS CORRESPOND TO IEEE FORMAT, INPUT 0.1F *
0027		* 2 ** (E + 1) INSTEAD OF 1.F * 2 ** E AND SUBTRACT
0028		* 127 FROM E.
0029		
0030 0031		THE THAT TOWAL TO THE SAME AS THE TATTIAL POWER
0031		* EXCEPT THAT FOR CLO WE HAVE:
0032		*
0034		* 16 BITS CLO
0035		*
0036		*
0037		* THE 16 BITS OF CLO ARE VALID. ANYTHING PAST THESE
0038		* HAS BEEN TRUNCATED.
0039		*
0040		*****************
0041		*
0042		* WORST CASE (EXCLUDING INITIALIZATION AND I/0): * 8 4 MICROSECONDS
0043 0044		O. T. MICHOBECONDO
0045		* WORDS OF PROGRAM MEMORY: 72
0045		*****************
0047		*
0048		IDT 'IEEEMULT'
0049 000	0	DSEG
0050	-	*
0051 000	0	AEXP BSS 1
0052 000	1	AHI BSS 1
0053 000		ALO BSS 1
0054 000		ASIGN_BSS_1
0055 000	4	BEXP BSS 1

```
0056 0005
                 BHI BSS 1
0057 0006
                 BLO BSS 1
0058 0007
                 BSIGN BSS 1
                 CEXP BSS 1
0059 0008
                 CHI BSS 1
0060 0009
                 CLO BSS 1
0061 000A
                 CSIGN BSS 1
0062 000B
0063 000C
                 TLO BSS 1
                 THI BSS 1
0064 000D
0065 000E
                 CLOHI BSS 1
                 M0003 BSS 1
0066 000F
0067 0010
                 ONE BSS 1
0068 0011
                 NEGONE BSS 1
0069 0012
                 TWO BSS 1
0070
                      DEND
0071 0013
0072
                                 * BEGIN THE PROGRAM SEGMENT *
                      PSEG
0073 0000
0074
                            IN ASIGN, PAO
                                              * INPUT *
0075 0000 4003
0076 0001 4000
                            IN AEXP, PAO
                            IN AHI, PAO
0077 0002 4001
0078 0003 4002
                            IN ALO, PAO
                            IN BSIGN, PAO
0079 0004 4007
0080 0005 4004
                            IN BEXP, PAO
0081 0006 4005
                            IN BHI, PAO
0082 0007 4006
                            IN BLO, PAO
                                 * FINISHED THE INPUT ROUTINE *
0083
0084
                                          * A LITTLE INITIALIZATION *
0085
0086 0008 6E00
                 START
                            LDPK 0
0087 0009 7E01
                           LACK 1
0088 000A 5010
                            SACL ONE
                            LACK 3
0089 000B 7E03
0090 000C 500F
                            SACL M0003
0091 000D 7F89
                            ZAC
0092 000E 1010
                            SUB ONE
0093 000F 5011
                            SACL NEGONE
0094 0010 7E02
                            LACK 2
0095 0011 5012
                            SACL TWO
                                  * DONE WITH THE INITIALIZATION *
0096
                                 * ADD EXPONENTS *
0097
                            LAC AEXP
0098 0012 2000
0099 0013 0004
                            ADD BEXP
                            SACL CEXP
                                            * CEXP = AEXP + BEXP *
0100 0014 5008
                                 * FINISHED ADDING EXPONENTS *
0101
                                 * MULTIPLY MANTISSAS *
0102
0103 0015 6A02
                                       * FIRST PRODUCT, (ALO * BHI) *
                            LT ALO
0104 0016 6D05
                            MPY BHI
0105 0017 7F8E
                            PAC
0106 0018 580D
                            SACH THI
0107 0019 500C
                            SACL TLO
0108
                                       * SECOND PRODUCT, (AHI * BLO) *
0109 001A 6A01
                            LT AHI
                            MPY BLO
0110 001B 6D06
0111
                            APAC
                                       * (ALO * BHI + AHI * BLO) *
0112 001C 7F8F
```

```
0113
0114 001D 7F8F
                           APAC
                                     * HAS THE EFFECT OF
0115
                                        (AHI * BLO + ALO * BHI)
0116
                                       * 2 ** -15 *
0117 001E 600D
                           ADDH THI
0118 001F 610C
                           ADDS TLO
0119 0020 580D
                           SACH THI
0120
0121 0021 6D05
                           MPY BHI
                                     * (AHI * BHI) *
0122 0022 7F8E
                           PAC
0123 0023 610D
                           ADDS THI
0124
0125 0024 5909
                           SACH CHI.1
                                          * GET RID OF EXTRA SIGN BIT *
0126 0025 500A
                           SACL CLO
0127
                                     * THE (ALO * BLO * 2 ** -30) IS LOST DUE
0128
                                       TO THE IEEE FORMAT *
0129
0130
                                     * FINISHED MULTIPLYING THE MANTISSAS *
0131
0132
                                     * CHECK SPECIAL CASES AND WRAP THINGS UP
0133 0026 FE00
                           BNZ OK
                                     * CHI AND CLO ARE STILL IN THE ACC *
     0027 002C'
0134
0135 0028 7F89
                           ZAC
                                     * IF C IS ZERO LOAD CEXP WITH ZERO *
0136 0029 5008
                           SACL CEXP
0137 002A F900
                           B SETSIN * BRANCH TO SET THE SIGN *
     002B 003A'
0138
0139 002C 210A
                OK
                          LAC CLO,1
                                          * TAKING CARE OF EXTRA SIGN BIT
0140
                                            AS ABOVE *
0141 002D 500A
                           SACL CLO
0142 002E 2E10
                          LAC ONE, 14
                                          * MASK OFF POSSIBLE MSB *
0143 002F 7909
                           AND CHI
0144 0030 FE00
                           BNZ SETSIN
                                          * BRANCH IF NORMALIZATION NOT
     0031 003A'
0145
                                            NECESSARY *
0146
0147 0032 2008
                SHIFTI
                          LAC CEXP
                                           * HERE A LEFT SHIFT OF ONE IS
0148
                                            NECESSARY *
0149 0033 1010
                           SUB ONE
0150 0034 5008
                           SACL CEXP
0151
0152 0035 6509
                           ZALH CHI
0153 0036 610A
                           ADDS CLO
0154 0037 5909
                           SACH CHI.1
0155 0038 210A
                           LAC CLO.1
0156 0039 500A
                          SACL CLO
0157
0158 003A 6603
                SETSIN
                           ZALS ASIGN
0159 003B 7807
                           XOR BSIGN
0160 003C FE00
                           BNZ NEG
                                          * IF ASIGN XOR BSIGN != 0
     003D 0042'
0161
                                            THE PRODUCT IS NEGATIVE *
0162
0163 003E 7F89
                           ZAC
0164 003F 500B
                          SACL CSIGN
0165 0040 F900
                          B OUTPUT
```

•	0041	0044'							
0166			*						
0167	0042	2011	NEG	LAC NEGONE		* NE	GONE = -	1 *	
0168			*						
0169	0043	500B		SACL CSIGN					
0170			*						
0171	0044	490B	OUTPUT	OUT CSIGN, P.	Al				
0172	0045	4908		OUT CEXP, PA	1				
0173	0046	4909		OUT CHI, PA1					
0174	0047	490A		OUT CLO, PA1					
0175			*						
0176	0048	F900	SELF	B SELF					
	0049	0048'							
0177			*						
0178			*	;	* END	THE	PROGRAM	SEGMENT	1
0179				END					
NO ERF	RORS,	NO WAR	RNINGS						

```
IEEEADD 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 09:40:15 08-19-86
                                                      PAGE 0001
              ______
1000
0002
                  THIS IS A FLOATING POINT ADDITION ROUTINE WHICH
2000
                  IMPLEMENTS THE IEEE PROPOSED FLOATING POINT FORMAT
0004
                  ON THE TMS32010.
0005
0006
              ******
0007
              *
0008
                  INITIAL FORMAT (ALL 16 BIT WORDS)
0009
                  _____
0010
                  ! ALL 0 OR ALL 1 ! ASIGN (0 OR -1)
0011
0012
0013
0014
                  (0). 15 BITS (
                                    AHI (NORMALIZED)
0015
0016
0017
0018
                  10: 9 BITS :--0-:
                                     ALO
0019
0020
                  ______
0021
0022
                                     AEXP (-127 TO 128)
0023
0024
0025
                  TO HAVE THIS CORRESPOND TO IEEE FORMAT, INPUT
0026
0027
                  0.1F * 2 ** (E + 1)
                  INSTEAD OF 1.F * 2 ** E AND SUBTRACT 127 FROM E.
0028
0029
                  THE FINAL FORMAT IS THE SAME AS THE INITIAL FORMAT
0030
                  EXCEPT THAT FOR CLO WE HAVE:
0031
0032
0033
0034
                  ; 16 BITS ;
                                      CLO
0035
0036
                  ALL 16 BITS OF CLO ARE VALID. ANYTHING PAST THESE
0037
                  HAS BEEN TRUNCATED.
0038
0039
              ***********
0040
0041
                  WORST CASE (EXCLUDING INITIALIZATION AND I/O):
0042
                  17.2 MICROSECONDS.
0043
                  THIS FIGURE INCLUDES THE NORMALIZATION.
0044
                  WORDS OF PROGRAM MEMORY: 768
0045
0046
              **********
0047
0048
                 IDT 'IEEEADD'
0049
0050 0000
                 DORG 0
0051
0052 0000
             AEXP BSS 1
0053 0001
             AHI BSS 1
            ALO BSS 1
0054 0002
```

IEEEADD .	32010 FAMILY MACRO	ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0002
0055 0003 0056 0004	ASIGN BSS 1 BEXP BSS 1			
0057 0005	BHI BSS 1			
0058 0006	BLO BSS 1			
0059 0007	BSIGN BSS 1			
0060 0008 0061 0009	CEXP BSS 1			
0062 000A	CHI BSS 1 CLO BSS 1			
0063 000B	CSIGN BSS 1			
0064 000C	CII BSS I		•	
0065 000D	C12 BSS 1			
0066 000E	C21 BSS 1			
0067 000F	C22 BSS 1			
0068 0010	C31 BSS 1			
0069 0011 0070 0012	C32 BSS 1 C33 BSS 1			
0070 0012	C34 BSS 1			,
0072 0014	C23 BSS 1			
0073 0015	C24 BSS 1			
0074 0016	C35 BSS 1			
0075 0017	C36 BSS 1			
0076 0018	C37 BSS 1			
0077 0019 0078 001A	C38 BSS 1 CTEMP BSS 1			
0079 001R	D BSS 1			
0080 001C	SHIFTI BSS 1			
0081 0010	SHIFT2 BSS 1			
0082 001E	AHITL BSS 1			
0083 001F	BHITL BSS 1			
0084 0020	NI BSS I			
0085 0021 0086 0022	N2 BSS 1 N3 BSS 1			
0087 0023	N4 BSS 1			
0088 0024	N5 BSS 1			
0089 0025	N6 BSS 1			
0090 0026	N7 BSS 1			
0091 0027	N8 BSS 1			
0092 0028	N9 BSS 1			
0093 0029 0094 002A	NIO BSS 1 NII BSS 1			
0094 002A	N12 BSS 1			
0096 002C	NI3 BSS I			
0097 002D	N14 BSS 1			
0098 002E	N15 BSS 1			
0099 002F	NI6 BSS 1			
0100 0030	NI7 BSS I			
0101 0031 0102 0032	N18 BSS 1 N19 BSS 1			
0102 0032	N20 BSS 1			
0104 0034	N21 BSS 1			
0105 0035	N22 BSS 1			
0106 0036	N23 BSS 1			
0107 0037	N24 BSS 1			
0108 0038	N25 BSS 1			
0109 0039	N26 BSS 1			
0110 003A	N27 BSS 1			

IEEEADD 32	2010 FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0003
0111 003B 0112 003C 0113 003D 0114 003E 0115 003F 0116 0041 0117 0041 0118 0042 0119 0043 0120 0044 0121 0045 0122 0046 0123 0047 0124 0048 0125 0049 0126 004A 0127 004B 0128 004C 0129 004D 0130 004E 0131 004F 0132 0050	N28 BSS N29 BSS N30 BSS ONE BSS TWO BSS FIFTEN B M0002 BS M0007 BS M000F BS M001F BS M001F BS M01FF BS M01FF BS M01FF BS M01FF BS M01FF BS M01FF BS M01FF BS M01FF BS M01FF BS	1		
0135 0136	* BE	GIN THE PROGRAM	SEGMENT *	
0137 0000 0138		AORG >0		
0139 0000 F90 0001 001		B START		
0140 0141 0002 000 0142 0003 000 0143 0004 000 0144 0005 001 0145 0006 002 0146 0007 004 0147 0008 008 0148 0009 011 0149 000A 020 0150 000B 040 0151 000C 080 0152 0000 100 0153 000E 200 0154 000F 400 0155 0010 800	004 008 10 22 40 80 80 90 90 90 90 90 90 90 90	DATA 2 DATA 4 DATA 8 DATA 16 DATA 32 DATA 64 DATA 128 DATA 256 DATA 512 DATA 1024 DATA 2048 DATA 2048 DATA 4096 DATA 8192 DATA 16384 DATA 32768	LITTLE INITIALIZA	TION *
0157 0158 0011 6E0 0159 0012 7E0 0160 0013 503 0161 0014 703 0162 0015 71	01 3E 20	LDPK 0 LACK 1 SACL ONE LARK ARO,N1 LARK ARI,29	LITTLE INTTIALIZA	TION -
0163 0016 7F8 0164 0017 103 0165 0018 688	89 3E LOOP	ZAC SUB ONE LARP ARO		

IEEEADD	32010 FAM	ILY MACRO ASSEMBLE	R PC2.1 84.107	09:40:15 08-19-86 PAGE 0004
0166 0019 0167 001A	F400	SACL *+,0,AR1 BANZ LOOP		
001B 0168 001C	0017	LACK 2		
0169 001D		SACL MOOO2		
0170 001E		SACL TWO		
0171 001F		LACK 3		
0172 0020		SACL M0003		
0173 0021		LACK 15		
0174 0022 0175 0023		SACL MOOOF SACL FIFTEN		
0176 0024		LACK 16		
0177 0025		SACL SIXTEN		
0178 0026		LACK 31		
0179 0027		SACL MOOIF		
0180 0028		LACK 127		
0181 0029 0182 002A		SACL M007F LAC M000F,4		
0183 002B		ADD MOOOF		
0184 002C		SACL MOOFF		
0185 002D	083E	ADD ONE,8		
0186 002E		SACL MOIFF		
0187 002F 0188 0030		ADD ONE,9 SACL MO3FF		
0189 0031		ADD ONE, 10		
0190 0032		SACL MO7FF		
0191 0033		ADD ONE, 11		
0192 0034		SACL MOFFF		
0193 0035 0194 0036		ADD ONE,12		
0194 0036		SACL MIFFF ADD ONE,13		
0196 0038		SACL M3FFF		
0197 0039		ADD ONE,14		
0198 003A		SACL M7FFF		
0199 003B		LAC ONE,15		
0200 003C 0201 003D		SACL M8000 LT ONE		
0202 003E		MPYK SHIFTS		
0203 003F		PAC		
0204 0040	5050	SACL OS		
0205				
0206	*		* FINISHED	INITIALIZATION *
0207 0208 0041	4003	IN ASIGN, PAO		
0209 0042		IN AEXP, PAO		
0210 0043		IN AHI,PAO		
0211 0044		IN ALO,PAO		
0212 0045		IN BSIGN,PAO		
0213 0046 0214 0047		IN BEXP,PAO		
0214 0047		IN BHI,PAO IN BLO,PAO		
0216	*	111 00041 110		
0217 0049	2000	LAC AEXP		
0218 004A		SUB BEXP		
0219 004B	FA00 0091	BLZ ALTB	* BRANCH IF AEXP	< RFXh ₄
004C	0071			

0220	*	
0221 004D FF00	BZ AEQB	* BRANCH IF AEXP = BEXP *
004E 00E8		
0222	•	
0223 004F 501B	SACL D	* D IS THE RIGHT SHIFT NEEDED FOR B *
0224	•	
0225 0050 2000	LAC AEXP	
0226 0051 5008	SACL CEXP	* THE EXP FOR THE RESULT IS AEXP *
0227	*	
0228 0052 2040	AGTB LAC FIFTEN	* A > B SO SHIFT B TO THE RIGHT D *
0229 0053 101B	SUB D	
0230 0054 FB00	BLEZ BHIZER	* IF D >= 15 BHI IS ZERO *
0055 0069		
0231	*	
0232 0056 0050	ADD OS	LOU IS DITS I DIVI
0233 0057 671C	TBLR SHIFTI	(0; 15 BITS ; BHI
0234	-	
0235	-	LOL O DITE I I DIO
0236	-	0 8 BITS BLO
0237	LT BHI	IS
0238 0058 6A05 0239 0059 6D1C	MPY SHIFTI	CHANGED
0240 005A 7F8E	PAC	VV TO
0241 005B 7F88	ABS	VV
0242 005C 5805	SACH BHI	vv
0242 005C 5005	SACL BHITL	
0244	*	; -0- ; 15-D ; BHI
0245 005E 6A06	LT BLO	
0246 005F 6D1C	MPY SHIFTI	
0247 0060 7F8E	PAC	; D ; 16-D ; BLO
0248 0061 7F8F	APAC	
0249 0062 7F88	ABS	
0250 0063 601F	ADDH BHITL	
0251 0064 5806	ADDH BHITL SACH BLO	
0252 0065 2102	LAC ALO,1	
0253 0066 5002	SACL ALO	
0254	*	
0255 0067 F900	B DUN	* FINISHED SHIFT OF B BY D TO THE RIGHT
0068 00EE	•	
0256	*	
0257 0069 003E	BHIZER ADD ONE	* IF D >= 16 BLO LOSES BITS *
0258 006A FB00	BLEZ BLOLUZ	
006B 0077	_	* HE ONLY OFT HERE IS D. 15 *
0259		* WE ONLY GET HERE IF D = 15 *
0260	Ī	LOL LE DITC L DUI
0261	*	(0) 15 BITS BHI
0262 006C 2206	LAC BLO,2	
0263 0060 5806	SACH BLO	IOLO BITC I I BIO
0264 006E 6606	ZALS BLO	0 8 BITS
0265 006F 0105 0266 0070 5006	ADD BHI,1 SACL BLO	
0267 0071 7F89	ZAC	. VV
0268 0072 5005	SACL BHI	
0269	*	-0-
0270	*	
52,0		

IEEEADD	32010 FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0006
0271	*			-
0272	*		15 BITS ?!	BLO
0273	*			-
0274 0073	2102	LAC ALO,1		
0275 0074		SACL ALO		
0276	*			
0277 0075	F900	B DUN	* FINISHED SHIFT O	OF B
0076	00EE		BY D TO THE RIGH	IT *
0278	*			
0279 0077	FF00 BLOLUZ	BZ SHB16		
	0089			
0280 0079		ADD FIFTEN		
0281 007A		BLEZ BZERO	IF D $>=$ 31, THEN E	3 IS ZERO.
	OODE			
0282	*			
0283 007C		ADD OS	0 15 BITS	BHI
0284 007D	671C	TBLR SHIFTI		-
0285	*			-
0286 007E		LT BHI	0 8 BITS	BLO
0287 007F		MPY SHIFT1		-
0288 0080		PAC	11	
0289 0081		ABS	VV	
0290 0082		SACH BLO	VV	
0291 0083		ZAC		-
0292 0084	5005	SACL BHI	10;0	BHI
0293				-
0294				
0295 0296			.¦0	
0297 0085		1.40.41.0.1		•
0298 0086		LAC ALO,1 SACL ALO		
0299	*	SACE ALU		
0300 0087	Eauu	B DUN		
	00EE	B DON		
0301	*			
0302 0089	2005 SHB16	LAC BHI		
0303 008A		SACL BLO		
0304 008B		ZAC		
0305 008C		SACL BHI		
0306	*			
0307 008D	2102	LAC ALO,1		
0308 008E		SACL ALO		
0309	*			
0310 008F	F900	B DUN		
0090				
0311	*			
0312 0091	7F88 ALTB	ABS	* TO SEE WHAT IS O	OING ON LOOK AT
0313	•		THE PREVIOUS CAS	
0314 0092	501B	SACL D		
0315	*			
0316 0093		LAC BEXP		
0317 0094	5008	SACL CEXP		
0318	*			
0319 0095	2040	LAC FIFTEN		
0320 0096		SUB D		
0321 0097	FB00	BLEZ AHIZER		

0323 0099 0050 0324 009A 671C		ADD OS TBLR SHIFTI
0325		IDLK SHIFTI
0326 009B 6A01		LT AHI
0327 009C 6D1C		MPY SHIFTI
0328 0090 7F8E		PAC
0329 009E 7F88		ABS
0330 009F 5801		
0331 00A0 501E		SACH AHI
		SACL AHITL
0332	-	I T ALO
0333 00A1 6A02		LT ALO
0334 00A2 6D1C 0335 00A3 7F8E		MPY SHIFTI
		PAC
0336 00A4 7F8F		APAC
0337 00A5 7F88		ABS
0338 00A6 601E		ADDH AHITL
0339 00A7 5802		SACH ALO
0340 00AB 2106		LAC BLO, I
0341 00A9 5006	_	SACL BLO
0342	•	0.000
0343 00AA F900		B DUN
OOAB OOEE	_	
0344	*	100 005
0345 00AC 003E	AHIZER	ADD ONE
0346 00AD FB00		BLEZ ALOLUZ
OOAE OOBA		
0347	*	
0348 00AF 2202		LAC ALO,2
0349 00B0 5802		SACH ALO
0350 00B1 2002		LAC ALO
0351 00B2 0101		ADD AHI,1
0352 00B3 5002		SACL ALO
0353 00B4 7F89		ZAC
0354 00B5 5001		SACL AHI
0355 00B6 2106		LAC BLO,1
0356 00B7 5006		SACL BLO
0357	*	
0358 00B8 F900		B DUN
00B9 00EE		
0359	*	
0360 00BA FF00	ALOLUZ	BZ SHA16
00BB 00CC		
0361 00BC 0040		ADD FIFTEN
0362 00BD FB00		
00BE 00D4		BLEZ AZERO
		BLEZ AZERO
0363		
0364 00BF 0050	•	ADD OS
0364 00BF 0050 0365 00C0 671C	•	
0364 00BF 0050 0365 00C0 671C 0366	•	ADD OS TBLR SHIFTI
0364 00BF 0050 0365 00C0 671C 0366 0367 00C1 6A01		ADD OS TBLR SHIFTI LT AHI
0364 00BF 0050 0365 00C0 671C 0366 0367 00C1 6A01 0368 00C2 6D1C		ADD OS TBLR SHIFTI
0364 00BF 0050 0365 00C0 671C 0366 0367 00C1 6A01 0368 00C2 6D1C 0369 00C3 7F8E		ADD OS TBLR SHIFTI LT AHI MPY SHIFTI PAC
0364 00BF 0050 0365 00C0 671C 0366 0367 00C1 6A01 0368 00C2 6D1C 0369 00C3 7F8E 0370 00C4 7F88	•	ADD OS TBLR SHIFTI LT AHI MPY SHIFTI PAC ABS
0364 00BF 0050 0365 00C0 671C 0366 0367 00C1 6A01 0368 00C2 6D1C 0369 00C3 7F8E	•	ADD OS TBLR SHIFTI LT AHI MPY SHIFTI PAC

IEEEAOO	32010	FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0008
0372 00C6	7F89		ZAC		•
0372 00C7			SACL AHI		
0374 00C8			LAC BLO.1		
0375 00C9			SACL BLO		
0376		*			
0377 00CA	F900		B DUN		
	OOEE				
0378		*			
0379 00CC	2001	SHA16	LAC AHI		
0380 00CD	5002		SACL ALO		
0381 00CE	7F89		ZAC		
0382 00CF	5001		SACL AHI		
0383		*			
0384 00D0			LAC BLO,1		
0385 00D1	5006		SACL BLO		
0386	F000	•	D DUN		
0387 0002			B DUN		
0388	OOEE				
0389 00D4	2005	AZERO	LAC BHI		
0390 00D5		AZERO	SACL CHI		
0391 0006			LAC BEXP		
0392 00D7			SACL CEXP		
0393 0008			LAC BLO, I		
0394 00D9			SACL CLO		
0395 00DA			LAC BSIGN		
0396 00DB	500B		SACL CSIGN		
0397 00DC	F900		B OUTPUT		
00DD	02FB				
0398		*			
0399 00DE		BZERO	LAC AHI		
0400 00DF			SACL CHI		
0401 00E0			LAC AEXP		
0402 00E1 0403 00E2			SACL CEXP		
0404 00E3			LAC ALO,1 SACL CLO		
0405 00E4			LAC ASIGN		
0406 00E5			SACL CSIGN		
0407 00E6			B OUTPUT		
	02FB				
0408		*			
0409 00E8	2102	AEQB	LAC ALO,1		
0410 00E9	5002		SACL ALO		
0411 00EA	2106		LAC BLO,1		
0412 00EB			SACL BLO		
0413 00EC			LAC AEXP		
0414 00ED	5008		SACL CEXP		
0415		-		* CO TO CUIN *	
0416		*		* GO TO DUN *	
0417	2002	DUN	LAC ASIGN		
0418 00EE 0419 00EF		DUN	SUB BSIGN		
0420 00F0			BNZ DIFSIN	* BRANCH IF THERE	IS A
	0113			SIGN DIFFERENCE	
0421		*			
0422 00F2	6501		ZALH AHI		

IEEEADD	32010	FAMILY	MACRO	ASSEMBLER	PC2.1 84.	107	09:40:15 08-19-86 PAGE 0009
0423 00F3	6102		ADDS	AL O			
0424 00F4			ADDS				
0425 00F5			ADDH				
0426		*			(0) 15 BITS	5 ;	CHI
0427 00F6	5809		SACH	CHI			
0428 00F7			SACL	CLO			
0429 00F8			BZ CZ	ERO	16 BI	TS ;	CLO
00F9							
0431		*	0057		* 00500100		
0432 00FA			BGEZ	NOOV	* CHECKING I	FOR OVE	RFLOW DUE TO ADD *
0433	010F	*					
0434 00FC	2F.00		LAC	HI,15	* CHIET TO D	IGHT ON	E TO CANCEL OVERFLOW
0435 00FD			SACH		SHIFF TO K	IGHT ON	E TO CANCEL OVERFLOW
0436 00FE				CTEMP			
0437		*					
0438 00FF	2009		LAC C	HI			
0439 0100	794E		AND M	17FFF	* CANCEL SIG	GN EXTE	NSION *
0440 0101	5009		SACL	CHI			
0441		*					
0442 0102				LO,15			
0443 0103			SACH				,
0444 0104			LAC C			<u>-</u>	
0445 0105			AND M		* CANCEL SIG	GN EXTE	NSION *
0446 0106 0447 0107			SACL	CTEMP			
0448		*	SACE	CLO			
0449 0108	2008		LAC C	FXP			
0450 0109			ADD O		* DUE TO RIG	GHT SHI	FT *
0451 010A			SACL				
0452		•					
0453 010B	2003		LAC A	SIGN			
0454 010C	500B		SACL	CSIGN			
0455		*					
0456 010D			B OUT	PUT	* FINISHED F	RIGHT S	HIFT *
	02FB	_					
0457	2002	WOOV		CICN			
0458 010F 0459 0110		NOOV	LAC A	CSIGN			
0460		*	SACL	CSIGN			
0461 0111	F900		B NOR	PM			
	013D		5				
0462		*					
0463 0113	FA00	DIFSIN	BLZ C	CHAS	* IF < 0 DO	(B - A) *
0114	0123						
0464		*					
0465 0115		CHBS	ZALH	AHI	* DO (¦A¦ -	B) SI	NCE B < 0 AND A > 0
0466 0116			ADDS	ALO			
0467 0117			SUBS				
0468 0118	6205	_	SUBH	BHI			
0469		#	D7 67	reno.			
0470 0119 011A			BZ CZ	.E.RU			
0471 011B			BLZ C	NEG			
	0138		562 0				
0472		*					

IEEEADD	32010 FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0010
0473 0110 5 0474 011E 5 0475		SACH CHI SACL CLO		,
0476 011F 7 0477 0120 5 0478		ZAC SACL CSIGN		
0479 0121 F 0122 0 0480		B NORM		
0481 0123 6 0482 0124 6 0483 0125 6	5106 5302	ADDS BLO SUBS ALO	* DO (B - A)	SINCE A < 0 AND B > 0
0484 0126 6 0485 0486 0127 F 0128 0	* F00	SUBH AHI BZ CZERO		
0487 0129 F 012A 0	A00	BLZ CNEG		
0489 012B 5 0490 012C 5 0491	600A *	SACH CHI SACL CLO		
0492 012D 7 0493 012E 5 0494	600B *	SACL CSIGN		
0495 012F F 0130 0 0496 0497 0131 7	130	B NORM		
0498 0132 5 0499 0133 5 0500 0134 5	008 009	SACL CEXP SACL CHI SACL CLO		
0501 0135 5 0502 0136 F 0137 0	900	SACL CSIGN B OUTPUT		
0503 0504 0138 7 0505 0139 5 0506 013A 5	809	ABS SACH CHI SACL CLO		
0507 013B 2 0508 013C 5 0509		LAC N1 SACL CSIGN	- 00 TO HOOM -	
0510 0511 0512 0513	*	******	* GO TO NORM *	*******
0514 0515 0516	* FIN	IDS THE MSB OF CH		HIS CASE THE MSB WILL
0517 0518 0519 0520	* ONE		BINARY SEARCH. TH	ARCH FOR THIS SPECIAL HE NOTATION USED
0521 0522 0523	* !		- 16 BITS	

IEEEAD	D	3201	D FAMI	ILY MACRO ASSEMBL	ER PC2.1 84.107 09:40:15	08-19-86 GE 0011
0524 0525			*			 ! CHI OR
0526			*	1	CHI OR CLO	CLO
0527			*			
0528			*	! C11	I C12	! BITS
0529			*			EACH
0530			*			
0531			* * * * *	; C21 I	C22	; BITS
0532			*			EACH
0533			*			_
0534					3 C34 C35 C36 C37 C	
0535			*			EACH
0536 0537						-
0538			*			EACH
0539			*			2.1011
0540			*	THE I'S REPRESENT	T THE BOUNDARY BETWEEN THE ACC	C HIGH BIT
0541			*	AND THE ACC LOW !	BITS WHEN THE HIGHER LEVEL IS	LOADED INTO
0542				THE ACC WITH THE	NECESSARY SHIFT TO SPLIT BY	A FACTOR OF
0543				TWO.		
0544			*	WORST CASE: 6.4	MICROSECONDS.	
0545			*		************	
0546	0130	2000			**************************************	********
0547 0548			NUKH	LAC CHI,8 BZ CLOB	* BRANCH IF MSB IS IN CLO	
	013F			DZ CLOD	BRANCH II HOD IS IN CEO	
0549	0131	ULLU	*			
0550	0140	580C		SACH C11	* SPLIT THE 16 BIT WORD IN	TO TWO
0551	0141	500D		SACL C12	8 BIT WORDS *	
0552			*			
0553				LAC C11,12		
0554				BZ C12B	* IF THERE IS A ONE IN C11	- 11 MILL
0555	0144	UIA9			BE NONZERO *	
0556	0145	580F		SACH C21	DE NONZERO	
0557				SACL C22		
0558	0.40	500.	*	J		
0559	0147	2E0E		LAC C21,14		
0560	0148	FF00		BZ C22B	* IF THERE IS A ONE ETC. *	
	0149	016C				
0561			*			
0562				SACH C31		
0563	U I 4B	1100		SACL C32		
0564	0140	2010	-	LAC C31		
0565 0566				LAC C31 BZ C32B	* IF THERE IS A ONE ETC. *	
0200	0140	1 7 00		02 C320	II THERE IS A ONE ETC.	

014E 0151 0567 0568 014F F900 B OUTPUT * THE MSB CANNOT BE IN BIT ONE BECAUSE

0569 THIS WAS HANDLED EARLIER * LAC C32 0570 0151 2011 C32B 0571 0152 794F AND M8000

0150 02FB

BZ MSB4 * MSB# MEANS THE MSB IS IN BIT # FROM 0572 0153 FF00 0154 0160 0573 LEFT TO RIGHT *

IEEEADD	32010 FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0012
0574				
0575 0155	2020	LAC NI	* LEFT SHIFT OF 1	•
0576 0156		ADD CEXP	CERT SHIFT OF I	-
0577 0157		SACL CEXP		
0578	*	SHOL CENT		
0579 0158	6509	ZALH CHI		
0580 0159		ADDS CLO		
0581 015A		ADDH CHI		
0582 015B		ADDS CLO		
0583 015C	5809	SACH CHI		
0584 015D	500A	SACL CLO		
0585	*			
0586 015E		B OUTPUT		
015F	02FB			
0587	*			
0588 0160		LAC N2	* LEFT SHIFT OF 2	•
0589 0161		ADD CEXP		
0590 0162	5008	SACL CEXP		1
0591 0592 0163	2204		•	
0593 0164		LAC CLO,2		
0594 0165		SACL CLO SACH CTEMP		
0595 0166		LAC CTEMP		
0596 0167		AND MOOO3		
0597 0168		ADD CHI.2		
0598 0169		SACL CHI		
0599	*			
0600 016A	F900	B OUTPUT		
016B	02FB			
0601	•			
0602 016C		LAC C22,2		
0603 016D		SACH C33		
0604 016E 0605	5013	SACL C34		
0606 016F	2012	LAC C33		
0607 0170		BZ C34B	* BRANCH IF NO ON	- •
0171		DZ C340	DRANCH IF NO ON	-
0608	*			
0609 0172	7942	AND M0002		
0610 0173		BZ MSB6		
0174	0181	•		
0611	*			
0612 0175		LAC N3	* LEFT SHIFT OF TH	IREE *
0613 0176		ADD CEXP		
0614 0177		SACL CEXP		
0615 0178		LAC CLO,3		
0616 0179		SACL CLO		
0617 017A		SACH CTEMP		
0618 017B 0619 017C		LAC CTEMP AND MOOOF		
0620 017D		ADD CHI.3		
0621 017E		SACL CHI		
0622	*	J.10E 0/11		
0623 017F I	F900	B OUTPUT		
0180	02FB			
0624	*			

IEEEADD	32010	FAMILY	MACRO ASSEMBLÉR	PC2.1 84.107	09:40:15 08-19-86 PAGE 0013
0625 0181	2023	MSB6	LAC N4	* LEFT SHIFT OF 4	*
0626 0182			ADD CEXP		
0627 0183			SACL CEXP		
0628		*			
0629 0184	240A		LAC CLO.4		
0630 0185			SACL CLO		
0631 0186			SACH CTEMP		
0632 0187			LAC CTEMP		
0633 0188	7944		AND MOOOF		
0634 0189	0409		ADD CHI,4		
0635 018A	5009		SACL CHI		
0636		*			
0637 0188			B OUTPUT		
	02FB	_			
0638 0639 018D	2012	- C34B	LAC C34		
0639 0160	2013	C340 *	LAC C34		
0641 018E	794F		AND M8000		
0642 018F			BZ MSB8		
	0190				
0643		*			
0644 0191			LAC N5	* LEFT SHIFT OF 5	*
0645 0192			ADD CEXP		
0646 0193	5008		SACL CEXP		
0647		*			
0648 0194 0649 0195			LAC CLO,5 SACL CLO		
0650 0196			SACH CTEMP		
0651 0197			LAC CTEMP		
0652 0198			AND MOOIF		
0653 0199			ADD CHI,5		
0654 019A	5009		SACL CHI		
0655		*			
0656 019B			B OUTPUT		
	02FB	_			
0657	2025	# MCDC	LAC NC	* LEFT SHIFT OF 6	
0658 0190		MSB8	LAC N6	* LEFT SHIFT OF 6	-
0659 019E 0660 019F			ADD CEXP SACL CEXP		
0661	2000	*	JACE CEAP		
0662 01A0	260A		LAC CLO,6		
0663 01A1			SACL CLO		
0664 01A2			SACH CTEMP		
0665 01A3			LAC CTEMP		
0666 01A4	7945		AND MOOIF		
0667 01A5	0609		ADD CHI,6		
0668 01A6	5009		SACL CHI		
0669		*		* ** ***	D 0 DITC ^^ *
0670 01A7			B OUTPUT	* ^^ COMPLETES TO	r o 0113 "
0671	02FB	*			
0672 01A9	240D	C12B	LAC C12,4		
0673 01AA			SACH C23		
0674 01AB			SACL C24		
0675		•			
0676 01AC	2E14		LAC C23,14		

IEEEADD	32010 F	AMILY MACRO	ASSEMBLER	PC2.1 84.10	17	09:40:15
0677 01AD 01AE 0678	FF00 01EB	BZ C24	4B			
0679 01AF 0680 01B0 0681		SACH (
0682 01B1 0683 01B2 01B3		LAC C: BZ C36				
		AND MO BZ MSE				
0687 0688 01B7 0689 01B8 0690 01B9	8000	LAC NO ADD CE SACL (XP	LEFT SHIFT	OF 7	*
0691 0692 01BA 0693 01BB 0694 01BC 0695 01BD 0696 01BE 0697 01BF 0698 01C0	500A 581A 201A 7946 0709	LAC CL SACL (SACH (LAC C ⁻ AND M(ADD CH SACL (CLO CTEMP FEMP DO7F HI,7			
	F900 02FB	В ОПТЕ	PUT			
0701 0702 01C3 0703 01C4 0704 01C5 0705	8000	B10 LAC NE ADD CE SACL (XP	LEFT SHIFT	OF 8	*
0706 01C6 0707 01C7 0708 01C8 0709 01C9 0710 01CA 0711 01CB 0712 01CC 01CE	500A 581A 201A 7947 0809 5009	LAC CI SACH (SACH (LAC C' AND M ADD CH SACL (B OUTF	CLO CTEMP FEMP OOFF HI,8 CHI			
0715 01CF 0716 01D0 0717 01D1	794F	6B LAC C3 AND M8 BZ MSE	3000			
0718 0103 0719 0103 0720 0104 0721 0105 0722 0106 0723 0107 0724 0108 0725 0109 0726 010A	0008 5008 290A 500A 581A 201A	LAC NY ADD CE SACL (LAC CI SACL (SACH (LAC CI AND MO	EXP CEXP LO,9 CLO CTEMP FEMP	LEFT SHIFT	OF 9	•

0727 01DB 0909		ADD CHI,9	
0728 01DC 5009		SACL CHI	
0729	*		
0730 01DD F900		B OUTPUT	
OIDE O2FB			
0731	*		
0732 01DF 2029	MSB12	LAC NIO	* LEFT SHIFT OF 10 *
0733 01E0 0008		ADD CEXP	
0734 01E1 5008 0735		SACL CEXP	
0736 01E2 2A0A	-	LAC CLO,10	
0737 01E3 500A		SACL CLO	
0738 01E4 581A		SACH CTEMP	
0739 01E5 201A		LAC CTEMP	
0740 01E6 7949		AND MO3FF	
0741 01E7 0A09		ADD CHI,10	
0742 01E8 5009		SACL CHI	
0743	*		
0744 01E9 F900		B OUTPUT	
01EA 02FB			
0745	*		
0746 01EB 2215	C24B	LAC C24,2	
0747 01EC 5818		SACH C37	
0748 01ED 5019 0749		SACL C38	
0750 01EE 2018	_	LAC C37	
0751 01EF FF00		BZ C38B	
01F0 020C		02 C300	
0752	*		
0753 01F1 7942		AND M0002	
0754 01F2 FF00		BZ MSB14	
01F3 0200			
0755	•		
		LAC NII	
0756 01F4 202A			* LEFT SHIFT OF 11 *
0757 01F5 0008		ADD CEXP	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008	_		* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759		ADD CEXP SACL CEXP	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A		ADD CEXP SACL CEXP	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A		ADD CEXP SACL CEXP LAC CLO,11 SACL CLO	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A	•	ADD CEXP SACL CEXP LAC CLO,11 SACL CLO SACH CTEMP	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 280A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A	•	ADD CEXP SACL CEXP LAC CLO,11 SACL CLO SACH CTEMP LAC CTEMP	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A	•	ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09	*	ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, 11	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A		ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 5B1A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09 0766 01FD 5009		ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, 11	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 280A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0809 0766 01FD 5009		ADD CEXP SACL CEXP LAC CLO, II SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, II SACL CHI	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09 0766 01FD 5009 0767 0768 01FE F900 01FF 02FB		ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, 11 SACL CHI	
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 280A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0809 0766 01FD 5009 0767 0768 01FE F900 01FF 02FB	* * * * MSB14	ADD CEXP SACL CEXP LAC CLO, II SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, II SACL CHI B OUTPUT	* LEFT SHIFT OF 11 *
0757 01F5 0008 0758 01F6 5008 0759 01F6 5008 0760 01F7 280A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0765 01FC 0809 0766 01FD 5009 0767 01FE F900 01FF 02F8 0769 0770 0200 2028 0771 0201 0008	* * * MSB14	ADD CEXP SACL CEXP LAC CLO, II SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, II SACL CHI B OUTPUT	
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09 0766 01FD 5009 0767 0768 01FE F900 01FF 02FB 0770 0200 202B 0771 0201 0008 0772 0202 5008	* * * MSB14	ADD CEXP SACL CEXP LAC CLO, II SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, II SACL CHI B OUTPUT	
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09 0766 01FD 5009 0767 01FF 02FB 0769 0770 0200 202B 0771 0201 0008 0772 0202 5008	* * * * MSB14	ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, 11 SACL CHI B OUTPUT LAC N12 ADD CEXP SACL CEXP	
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 280A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0765 01FC 0809 0766 01FD 5009 0767 01FF 02FB 0769 01FF 02FB 0770 0200 202B 0771 0201 0008 0773 0774 0203 2C0A	* * * MSB14	ADD CEXP SACL CEXP LAC CLO, II SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, II SACL CHI B OUTPUT LAC N12 ADD CEXP SACL CEXP LAC CLO, 12	
0757 01F5 0008 0758 01F6 5008 0759 0760 01F7 2B0A 0761 01F8 500A 0762 01F9 581A 0763 01FA 201A 0764 01FB 794A 0765 01FC 0B09 0766 01FD 5009 0767 01FF 02FB 0769 0770 0200 202B 0771 0201 0008 0772 0202 5008	* * * MSB14	ADD CEXP SACL CEXP LAC CLO, 11 SACL CLO SACH CTEMP LAC CTEMP AND MO7FF ADD CHI, 11 SACL CHI B OUTPUT LAC N12 ADD CEXP SACL CEXP	

0777 0206 201A		LAC CTEMP	
0778 0207 794B		AND MOFFF	
0779 0208 0C09		ADD CHI.12	
0780 0209 5009		SACL CHI	
0781	*	07.02 077	
0782 020A F900		B OUTPUT	
020B 02FB		5 0011 01	4
0783	*		
0784 020C 2019	C38B	LAC C38	
0785 020D 794F		AND M8000	
0786 020E FF00		BZ MSB16	
020F 021C			
0787	*		
0788 0210 202C		LAC N13	* LEFT SHIFT OF 13 *
0789 0211 0008		ADD CEXP	
0790 0212 5008		SACL CEXP	
0791	*		
0792 0213 2D0A		LAC CLO,13	
0793 0214 500A		SACL CLO	
0794 0215 581A		SACH CTEMP	,
0795 0216 201A		LAC CTEMP	
0796 0217 794C		AND MIFFF	
0797 0218 0D09		ADD CHI.13	
0798 0219 5009		SACL CHI	
0799	*		
0800 021A F900		B OUTPUT	
021B 02FB			
0801	*		
0802 021C 202D	MSB16	LAC N14	* LEFT SHIFT OF 14 *
0803 0210 0008		ADD CEXP	
0804 021E 5008		SACL CEXP	
0805	*		
0806 021F 2E0A		LAC CLO,14	
0807 0220 500A		SACL CLO	
0808 0221 581A		SACH CTEMP	
0809 0222 201A		LAC CTEMP	
0810 0223 794D		AND M3FFF	
0811 0224 0E09		ADD CHI,14	
0812 0225 5009		SACL CHI	
0813	*		
0814 0226 F900		B OUTPUT	
0227 02FB			
0815	*		
0816 0228 280A	CLOB	LAC CLO,8	* CHI IS ZERO *
0817	*		
0818 0229 580C		SACH C11	* SPLIT THE 16 BIT WORD INTO TWO
0819 022A 500D		SACL C12	8 BIT PIECES *
0820	*		
0821 022B 2C0C		LAC C11,12	
0822 022C FF00		BZ C12BP	* IF THERE IS A ONE ETC. *
022D 02 9 6			
0823	*		
0824 022E 580E		SACH C21	
0825 022F 500F		SACL C22	
0026			

0826

IEEEADD	32010 FAMILY MACRO ASSEMBLER	PC2.1 84.107	09:40:15	08-19-86
			DAG	E 0017

0827 0230 2E0E		LAC C21,14	
0828 0231 FF00		BZ C22BP	* IF THERE IS A ONE ETC. *
0232 0265			
0829	*		
0830 0233 5810		SACH C31	
0831 0234 5011		SACL C32	
0832	*		
0833 0235 2010		LAC C31	
0834 0236 FF00		BZ C32BP	* IF THERE IS A ONE ETC. *
0237 024F	_		
0835	*		•
0836 0238 7942		AND M0002	
0837 0239 FF00		BZ MSB18	
023A 0246	_		
0838	*	1 AC N15	A LEST CHIST OF 15 *
0839 023B 202E		LAC N15	* LEFT SHIFT OF 15 *
0840 023C 0008		ADD CEXP	
0841 023D 5008	_	SACL CEXP	
0842 0843 023E 2F0A	-	LAC CLO.15	
0844 023F 5809 0845 0240 500A		SACH CHI SACL CLO	
0846 0241 2009		LAC CHI	
0847 0241 2009 0847 0242 794E		AND M7FFF	
0848 0243 5009		SACL CHI	
0849		SACE CHI	
0850 0244 F900		B OUTPUT	
		D COIFCI	
0245 02FR			
0245 02FB	*		
0851	* MSB18	LAC N16	* LEFT SHIFT OF 16 *
0851 0852 0246 202F	* MSB18	LAC N16	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008	* MSB18	ADD CEXP	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008	* MSB18		* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008		ADD CEXP	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855		ADD CEXP SACL CEXP	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A		ADD CEXP SACL CEXP	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A 0857 024A 5009		ADD CEXP SACL CEXP LAC CLO SACL CHI	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89		ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A		ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A		ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 0861 024D F900		ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0856 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024D F900 0861 024E 02FB		ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 02FB 0862	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 500A 0861 024D F900 024E 02FB 0862 026F 2011	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 02FB 0862 024F 2011 0864 0250 794F	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000	* LEFT SHIFT OF 16 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 02FB 0862 025B 0862 0863 024F 2011 0864 0250 794F 0865 0251 FF00	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 02FB 0862 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20	* LEFT SHIFT OF 16 * * LEFT SHIFT OF 17 *
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0861 024D F900 024E 02FB 0862 025B 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0867 0253 2030 0868 0254 0008	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024C 500A 0860 024C 500A 0861 024D F900 0861 024D F900 0862 025E 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0250 025C	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0860 024E 02FB 0862 024E 02FB 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0867 0253 2030 0868 0254 0008 0869 0255 5008	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024C 500A 0860 024C 500A 0861 024D F900 0861 024D F900 0862 025E 025E 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0251 025C 0866 0251 5008 0867 0253 2030 0868 0254 0008 0869 0255 5008 0870 0871 0256 210A	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP LAC CLO,1	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024C 500A 0860 024E 02FB 0862 024E 02FB 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0252 025C 0866 0253 2030 0868 0254 0008 0869 0255 5008 0871 0256 210A 0871 0256 210A	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP LAC CLO,1 SACL CHI	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0861 024B F900 024E 02FB 0862 025B 794F 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0252 025C 0866 0254 0008 0867 0253 2030 0868 0254 0008 0869 0255 5008 0870 0256 210A 0872 0257 5009 0873 0258 7F89	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP LAC CLO,1 SACL CHI ZAC	
0851 0852 0246 0853 0247 0008 0854 0248 5008 0855 0856 0248 789 0858 0248 789 0859 0244 5009 0861 0246 0266 0861 0246 0267 0267 0863 0247 0257 0866 0867 0252 0250 0866 0867 0253 0868 0869 0870 0871 0872 0256 210A 0872 0257 5008 0870 0871 0256 210A	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP LAC CLO,1 SACL CHI	
0851 0852 0246 202F 0853 0247 0008 0854 0248 5008 0855 0249 200A 0857 024A 5009 0858 024B 7F89 0859 024C 500A 0861 024B F900 024E 02FB 0862 025B 794F 0863 024F 2011 0864 0250 794F 0865 0251 FF00 0252 025C 0866 0252 025C 0866 0254 0008 0867 0253 2030 0868 0254 0008 0869 0255 5008 0870 0256 210A 0872 0257 5009 0873 0258 7F89	*	ADD CEXP SACL CEXP LAC CLO SACL CHI ZAC SACL CLO B OUTPUT LAC C32 AND M8000 BZ MSB20 LAC N17 ADD CEXP SACL CEXP LAC CLO,1 SACL CHI ZAC	

	025B	02FB			
0877			*		
	025C		MSB20	LAC NIB	* LEFT SHIFT OF 18 *
	025D			ADD CEXP	
	025E	5008		SACL CEXP	
0881			*		
	025F			LAC CLO,2	
	0260			SACL CHI	•
	0261	7F89		ZAC	
	0262	500A	_	SACL CLO	
0886			•		
0887	0263			B OUTPUT	
	0264	02FB	_		
0888	0065	2205		LAC C22 2	
	0265		C22BP	LAC C22,2 SACH C33	
	0266			SACL C34	
0892	0267	2013		SACE C34	
	0268	2012	-	LAC C33	
	0269			BZ C34BP	* BRANCH IF NO ONE *
0094		0280		BZ CJ4BF	BRANCH II NO ONE
0895	U26A	0200			
	026B	7942		AND M0002	
	026C			BZ MSB22	
0077		0277		DE 1100EE	
0898		02,,	*		
	026E	2032		LAC N19	* LEFT SHIFT OF 19 *
		0008		ADD CEXP	
		5008		SACL CEXP	
0902			*		
0903	0271	230A		LAC CLO,3	
0904	0272	5009		SACL CHI	
0905	0273	7F89		ZAC	
0906	0274	500A		SACL CLO	
0907			*		
0908	0275	F900		B OUTPUT	
	0276	02FB			
0909			•		
0910	0277	2033	MSB22	LAC N20	* LEFT SHIFT OF 20 *
091 ւ	0278	8000		ADD CEXP	
		5008		SACL CEXP	
0913			*		
		240A		LAC CLO,4	
		5009		SACL CHI	
		7F89		ZAC	
		500A	_	SACL CLO	
0918			*	5 0UTDUT	
0919		F900		B OUTPUT	
0000		02FB			
0920		2012	C2 400	LAC C34	
		2013	C34BP	LAC C34 AND M8000	
	0281	794F FF00		BZ MSB24	
0923		0280		DE 1130E4	
0924		0200	*		
		2034		LAC N21	* LEFT SHIFT OF 21 *
0723	0204	. 2034		CHO HEI	22 3 0. 21

IEEEADD	32010	FAMILY	MACRO	ASSEMBLER		PC2.1 84.107	09:40:15 08-1 PAGE 001	
0926 0285	0008		ADD 0	EXP				
0927 0286			SACL					
0928	5000		002					
0929 0287	250A		LAC C	LO.5				
0930 0288	5009		SACL	CHI				
0931 0289	7F89		ZAC					
0932 028A	500A		SACL	CLO				
0933		*						
0934 028B			B OUT	PUT				
	02FB							
0935		*			_			
0936 028D 0937 028E		MSB24	ADD 0		•	LEFT SHIFT OF 2	Z *	
0937 028E			SACL					
0939	3000		SACE	CEAF				
0940 0290	260A		LAC C	LO.6				
0941 0291			SACL					
0942 0292			ZAC					
0943 0293	500A		SACL	CLO				
0944		*						
0945 0294 0295	F900 02FB		B OUT	rput	*	^^ COMPLETES TO	P 8 ^^ *	
0946		*						
0947 0296	240D	C12BP	LAC (C12,4				
0948 0297			SACH					
0949 0298	5015	_	SACL	C24				
0950	2514	•		222 14				
0951 0299 0952 029A			BZ C	C23,14				
	02CC		U2 C1					
0953 029C			SACH	C35				
0954 029D			SACL					
0955		*						
0956 029E	2016		LAC (235				
0957 029F	FF00		BZ C	36BP				
	02B6	_						
0958	70.45	#	****	40002				
0959 02A1			AND I					
0960 02A2	02AD		BZ M	2020				
0961	UZAU	*						
0962 02A4	2036		LAC	N23	*	LEFT SHIFT OF 2	3 *	
0963 02A5			ADD					
0964 02A6				CEXP				
0965		•						
0966 02A7			LAC	CLO,7				
0967 02A8			SACL	CHI				
0968 02A9			ZAC	CLO				
0969 02AA 0970	AUUC	*	SACL	CLU				
0970 0971 02AB	F900		B OU	TPUT				
	02FB							
0972		•						
0973 02AD		MSB26	LAC		*	LEFT SHIFT OF 2	24 *	
0974 02AE			ADD					
0975 02AF	5008		SACL	CEXP				

IEEEADD	3201	O FAMILY	MACRO ASSEMBLER	PC2.1 84.107	09:40:15 08-19-86 PAGE 0020
0976					
0977 02B0	2804	_	LAC CLO.8		
0978 02BI			SACL CHI		
0979 02B2			ZAC		
0980 02B3			SACL CLO		•
0981	JUUM		SACE CEO		
0982 02B4	F900		B OUTPUT		
	02FB		5 001101		
0983		*			
0984 02B6	2017	C36BP	LAC C36		
0985 02B7	794F		AND M8000		
0986 02B8	FF00		BZ MSB28		
02B9	02C3				
0987		*			
0988 02BA	2038		LAC N25	* LEFT SHIFT OF	25 *
0989 02BE			ADD CEXP		
0990 02BC			SACL CEXP		
0991 02BD			LAC CLO,9		
0992 02BE			SACL CHI		
0993 02BF			ZAC		
0994 0200	500A		SACL CLO		
0995		•	D OUTDUT		
0996 0201	200 200 200 200 200 200 200 200 200 200		B OUTPUT		
0997	UZFB				
0998 02C3	2039	MSB28	LAC N26	* LEFT SHIFT OF	26 *
0999 02C4		113020	ADD CEXP	CELL SHILL OF	20
1000 0205			SACL CEXP		
1001	3000	*	SHOE CEM		
1002 0206	2A0A		LAC CLO,10		
1003 02C7			SACL CHI		
1004 02C8			ZAC		
1005 02C9	500A		SACL CLO		
1006		*			
1007 02CA			B OUTPUT		
	02FB				
1008		*			
1009 0200		C24BP	LAC C24,2		
1010 0200			SACH C37		
1011 02CE	5019		SACL C38		
1012 1013 02CF	2010	•	LAC C37		
1013 02CF			BZ C38BP		
	02E7		DZ C300P		
1015	0267	*			
1016 0202	7942		AND M0002		
1017 02D3			BZ MSB30		
	02DE				
1018		*			
1019 0205	203A		LAC N27	* LEFT SHIFT OF	27 *
1020 0206	8000		ADD CEXP		
1021 0207	5008		SACL CEXP		
1022		*			
1023 02D8			LAC CLO, 11		
1024 02D9			SACL CHI		
1025 02DA	7F89		ZAC		

IEEEADD	32010	FAMILY MA	CRO ASSEMBLER	PC2.1 84.1		5 08-19-86 PAGE 0021
1026 02DB 1027	500A	S	ACL CLO			
1028 02DC	F900 02FB	В	OUTPUT			
1029						
1030 02DE			AC N28	* LEFT SHIFT	OF 28 *	
1031 02DF			DD CEXP			
1032 02E0	5008	Si	ACL CEXP			
1033 1034 02E1	2004		AC CLO,12			
1034 02E1			ACL CHI			
1036 02E3			AC CITI			
1030 02E3			ACL CLO			
1038	*	<u>.</u>				
1039 02E5	F900	В	OUTPUT			
02E6	02FB					
1040	*					
1041 02E7	2019 C		AC C38			
1042 02E8			ND M8000			
1043 02E9		8:	Z MSB32			
	02F4					
1044 1045 02EB	2020		AC N29	* LEFT SHIFT	OF 29 *	
1045 02EB			DD CEXP	LEFT SHIFT	01 23	
1047 02ED			ACL CEXP		,	
1048	*	•				
1049 02EE	200A	L	AC CLO,13			
1050 02EF	5009	S	ACL CHI			
1051 02F0	7F89		AC			
1052 02F1	500A	S	ACL CLO			
1053	*	_				
1054 02F2		В	OUTPUT			
1055	02FB					
1056 02F4	203D M	SB32 L	AC N30	* LEFT SHIFT	OF 30 *	
1057 02F5			DD CEXP			E ACC CAN HOLD
1058 02F6			ACL CEXP			
1059						
1060 02F7	2E0A	L	AC CLO,14			
1061 02F8	5009	s	ACL CHI			
1062 02F9		Z	AC			
1063 02FA	500A	S	ACL CLO			
1064	*					
1065	*					
1066	4000 0	TOUT O	UT CCION DAY			
1067 02FB	4908 0	טוצטו ט	UT CSIGN,PA1			

OUT CEXP, PAI

OUT CHI, PAI

OUT CLO, PAI

B SELF

END

1068 02FC 4908

1069 02FD 4909

1070 02FE 490A

1072 02FF F900

0300 02FF

NO ERRORS, NO WARNINGS

SELF

1071

1073 1074