

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

APPLICATION REPORT: SPRA113

*Panos Papamichalis
Regional Technology Center
Waltham, Massachusetts
Texas Instruments*

Digital Signal Processing Solutions



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Abstract

This book describes the several types of transforms and related algorithms used on the TMS320C30 family of digital signal processors. These include:

- The Fast Fourier Transforms (FFTs)
 - the complex radix-2 FFT
 - the complex radix-4 FFT
 - the real valued radix-2
- The Discrete Hartley Transform (DHT)
- The Discrete Cosine Transform (DCT)

The book contains:

- A description of transforms and their implementation on the TMS320C30 family of digital signal processors.
- A description and comparison of the different kinds of transforms: the FFTs, the Hartley transform and the Cosine transform
- A description of the features of the TMS320C30 that allow the efficient implementation of these algorithms
- Outlines of specific descriptions of implementations, transforms and TMS320C30 C Compiler facts
- Implementation issues
- Several graphics and tables detailing
 - Forms and flowgraphs of FFTs



- Memory requirements for FFT and Hartley transforms
- Differences in FFT and DCT timing

The end of the book contains 17 appendices with actual TMS320C30 source code for performing transforms.

Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. New users must register with TI&ME before they can access the data sheet archive. TI&ME allows users to build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.

This report describes the implementation of several Fast Fourier Transforms (FFTs) and related algorithms on the TMS320C30. The TMS320C30 is the first device in the third generation of 32-bit floating-point Digital Signal Processors (DSPs) in the Texas Instruments TMS320 family. The algorithms considered here are the complex radix-2 FFT, the complex radix-4 FFT, the real-valued radix-2 FFT (both forward and inverse transforms), the Discrete Hartley Transform (DHT), and the Discrete Cosine Transform (DCT). These transforms have many applications, such as in image processing, sonar, and radar.

The introduction briefly describes transforms and their implementation on the TMS320 family of processors. Next, the different kinds of FFTs (including the real FFT), the closely-related Hartley transform, and the Cosine transform are described and compared. This is followed by a description of the TMS320C30 features that permit efficient implementations of these algorithms. Then, specific implementations, transforms, and TMS320C30 C Compiler facts are outlined. Finally, the report discusses some implementation issues, and the appendices list actual TMS320C30 code for performing transforms.

The powerful architecture and instruction set of the TMS320C30 permit flexible and compact coding of the algorithms in assembly language while preserving close correspondence to a high-level language implementation. The efficiency of the architecture and the speed of the device make faster realization of real and complex transforms possible. With the availability of a C compiler, these routines can be put in C-callable form and used as faster versions of FFT C functions.

Introduction

The Fast Fourier Transform (FFT) is an important tool used in Digital Signal Processing (DSP) applications. Its development by Cooley and Tuckey gave impetus to the establishment of DSP as an independent discipline. The well-structured form of the FFT has also made it one of the benchmarks in assessing the performance of number-crunching devices and systems.

In recent years, because of the popularity of this signal-processing tool, there have been efforts to improve its performance by advances both at the algorithmic level and in hardware implementation. Researchers have been developing efficient algorithms to increase the execution speed of FFTs while keeping requirements for memory size low. On the other hand, developers of VLSI systems are including features in their designs that improve system performance for applications requiring FFTs. In particular, single-chip programmable DSP devices, currently available or under development, can realize FFTs with speeds that allow the implementation of very complex systems in realtime.

The Texas Instruments TMS320 family consists of five generations of programmable digital signal processors. The TMS32010 introduced the first generation, which today encompasses more than twelve devices with various speeds, interfacing capabilities, and price/performance combinations. FFT implementations on the TMS32010 can be found in the appendix of the book by Burrus and Parks [1].

The second-generation TMS320 devices (the TMS32020, the TMS320C25, and their spinoffs) enhanced the architecture and speed capabilities of the first generation. Examples of FFT programs implemented on the TMS32020 can be found in an application report in the book *Digital Signal Processing Applications with the TMS320 Family* [2]. Such programs are easily extended to the TMS320C25 because of the code compatibility between devices.

The architectural and speed improvements on the processors from one generation to the next have made the FFT computation faster and the programming easier. These advantages have reached a new high level in the third generation. The TMS320C30 is the first device in the third generation, and this report examines implementation of the FFT algorithms on it. The fourth generation (TMS320C4x) is a new set of floating-point devices, while the fifth generation (TMS320C5x) is a continuation of the fixed-point devices. Since software compatibility is maintained within the fixed-point and the floating-point devices, the existing FFT implementations will also be applicable to these new generations.

The Fourier Transform of an analog signal $x(t)$, given as

$$X(\omega) = \int_{-\infty}^{\infty} x(t) e^{-j\omega t} dt \quad (1)$$

determines the frequency content of the signal $x(t)$. In other words, for every frequency, the Fourier transform $X(\omega)$ determines the contribution of a sinusoid of that frequency in the composition of the signal $x(t)$. For computations on a digital computer, the signal $x(t)$ is sampled at discrete-time instants. If the input signal is digitized, a sequence of numbers $x(n)$ is available instead of the continuous-time signal $x(t)$. Then, the Fourier transform takes the form

$$X(e^{j\omega}) = \sum_{n=-\infty}^{\infty} x(n) e^{-j\omega n} \quad (2)$$

The resulting transform $X(e^{j\omega})$ is a periodic function of ω , and it needs to be computed for only one period. The actual computation of the Fourier transform of a stream of data presents difficulties because $X(e^{j\omega})$ is a continuous function in ω . Since the transform must be computed at discrete points, the properties of the Fourier transform led to the definition of the *Discrete Fourier Transform* (DFT), given by

$$X(k) = \sum_{n=0}^{N-1} x(n) e^{-\frac{j2\pi kn}{N}} \quad (3)$$

When $x(n)$ consists of N points $x(0), x(1), \dots, x(N-1)$, the frequency-domain representation is given by the set of N points $X(k)$, $k=0,1,\dots,N-1$. Equation (3) is often written in the form

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk} \quad (4)$$

where $W_N^{nk} = e^{-j 2\pi nk / N}$. The factor W_N is sometimes referred to as the *twiddle factor*. A detailed description of the DFT can be found in references [1,3,4]. The computational requirements of the DFT increase rapidly with increasing block size N , having an impact on the real-time system performance. This problem was alleviated with the development of special fast algorithms, collectively known as Fast Fourier Transform (FFT). With an FFT, the computational burden increases much less rapidly with N , and for any given N , the FFT computational load, measured in terms of required multiplications and additions, is smaller than a brute-force computation of the DFT.

The definition of the FFT is identical to the DFT: only the method of computation differs. To achieve the efficiency of an FFT, it is important that N be a highly composite number. Typically, the length N of the FFT is a power of 2: $N = 2^M$, and the whole algorithm breaks down into a repeated application of an elementary transform known as a *butterfly*. If N is not a power of 2, the sequence $x(n)$ is appended with enough zeroes to make the total length a power of 2. Again, references [1,3,4] contain a detailed development of the FFT. Reference [2] also discusses the same topic.

Different Forms of the FFT

Over the years, researchers have developed different forms of FFT for more efficient computation. Special cases, such as those in which the input is a sequence of real numbers, have been investigated, and even more sophisticated algorithms have been developed. The general form of the FFT *butterfly* is given in Figure 1.




Figure 1. Radix-2 Butterfly for Decimation in Time

If the inputs to the butterfly are the two complex numbers P and Q , the outputs will be the complex numbers P' and Q' , such that

$$P' = P + Q W_N^k \quad (5)$$

and

$$Q' = P - Q W_N^k \quad (6)$$

The quantities P , Q , and P' , Q' represent different points in the array being transformed, and they may or may not occupy adjacent locations in that array. In an in-place computation, the result P' will overwrite P , and Q' will overwrite Q . W_N^k represents again the twiddle factor, and its exponent is determined by the location of the corresponding butterfly in the FFT algorithm.

Figure 2 shows an alternate form of the same FFT butterfly.




Figure 2. Alternate Form of Radix-2 Butterfly for Decimation in Time.

Although the notation is now less descriptive, it creates a clearer picture when several butterflies are put together to form an FFT. Using the first notation, Figure 3 is the flowgraph of an 8-point FFT example.




Figure 3. Example of 8-Point FFT with Decimation in Time.

Note that the input sequence $x(n)$ is in the correct order, while the output $X(k)$ is scrambled. Actually, this scrambling occurs in a very systematic way, called bit-reversed order: If you express the indices of a scrambled sequence in binary and you reverse this number, the result is the order that this particular point occupies. For instance, $X(3)$ occupies the sixth position in the output (when counting from the zero position). In binary form, $3_{10} = 011_2$, and if bit-reversed, you get $110_2 = 6_{10}$, which is the position that $X(3)$ occupies. It turns out that the third position is occupied by $X(6)$, and to restore the correct order at the output, you need only to swap these two numbers.

The same procedure can be repeated with all the scrambled numbers not occupying the position that their index suggests. If the input sequence $x(n)$ is rearranged to appear in bit-reversed form, the output $X(k)$ appears in the correct order, as shown in Figure 4.




Figure 4. Alternate Form of 8-Point FFT with Decimation in Time. The Input Is in Bit-Reversed Order and the Output Is in the Correct Order.

Since the only difference between Figures 3 and 4 is a rearrangement of the butterflies, the computational load and the final results are identical. In terms of implementation, this rearrangement means that the nesting of the two innermost loops in the FFT routine is interchanged.

The butterflies and the FFT configurations presented thus far implement the FFT with a *decimation in time*. This terminology essentially describes a way of grouping the terms of the DFT definition; see Equation (3). An alternative way of grouping the DFT terms together is called *decimation in frequency*. Figures 5 and 6 show the same example of an 8-point FFT: Figure 5 with the input in correct order and the output in bit-reversed order, and Figure 6 vice-versa, and using the decimation in frequency (DIF).




Figure 5. Example of an 8-Point FFT with Decimation in Frequency.




Figure 6. Alternate Form of 8-Point FFT with Decimation in Frequency. The Input Is in Bit-Reversed Order and the Output Is in the Correct Order

Pictorially, the difference between decimation in time and decimation in frequency is that the twiddle factor appears at the input of the butterfly in the first, and at the output in the second. Otherwise, the two methods are identical in terms of results. However, depending on what is the most convenient order of getting the twiddle factors and where the longest-span butterfly appears, you may prefer one method over the other.

The butterfly shown in Figure 1 (or Figure 2) is the smallest element in a radix-2 FFT. The radix of the FFT represents the number of inputs that are combined in a butterfly. The Fast Fourier Transform is usually explained around the radix-2 algorithm for conceptual simplicity. If, however, higher-order radices are used, more computational savings can be achieved. These savings increase with the radix, but there is very little improvement above radix 4. That's why the radix-2 and radix-4 FFTs are the most commonly used algorithms.

In radix-4 FFT, each butterfly has 4 inputs and 4 outputs, essentially combining two stages of a radix-2 algorithm in one. Figure 7 shows this combination graphically.




Figure 7. Butterfly for Radix-4, Decimation-in-Time FFT.

Although four radix-2 butterflies are combined into one radix-4 butterfly, the computational load of the latter is less than four times the load of a radix-2 butterfly. Examples of radix-4, 16-point FFTs are shown in Figures 8 and 9 for decimation in time and decimation in frequency, respectively.




Figure 8. Example of a 16-Point, Radix-4, Decimation-in-Time FFT.




Figure 9. Example of a 16-Point, Radix-4, Decimation-in-Frequency FFT.

These configurations take the incoming sequence in order and produce the frequency-domain result in digit-reversed form. It is a simple matter to rearrange the FFT and have the input in digit-reversed form and the output in order.

Digit reversal is similar to bit reversal, except that the number whose digits are reversed is written in base 4 (equal to the radix) rather than base 2. For example, the output value $X(14)$ in a 16-point, radix-4 FFT occupies position eleven (again starting from zero) because $14_{10} = 32_4$ and, reversing the digits of the number, $23_4 = 11_{10}$. To restore the output to the correct order, the contents of locations with digit-reversed indices should be swapped. However, since the TMS320C30 has a special bit-reversed addressing mode, it is desirable to have the output of the radix-4 computation in bit-reversed rather than digit-reversed form. This is accomplished quite simply if, in each radix-4 butterfly, the two middle output legs are interchanged. That is, whenever the output of the butterfly is the four numbers A' , B' , C' , and D' , instead of storing them in that order, store them in the order A' , C' , B' , and D' , as shown in Figure 10.




Figure 10. Radix-4 Butterflies. (a) Regularly-Ordered Output, (b) Bit-Reversed Output.

References [5, 6] explain why this simple rearrangement puts the result in bit-reversed order.

Features of the TMS320C30

The TMS320C30 is the first device introduced in the third generation of the TMS320 Digital Signal Processors [7,8]. It has many architectural features that permit very efficient implementation of algorithms. Some of those features pertinent to the FFT implementation are discussed in this section.

The two most salient characteristics of the TMS320C30 device are its high speed (60-ns cycle time) and floating-point arithmetic. The higher speed makes the implementation of real-time application easier than in earlier processors, even when the other architectural advantages are not considered. Each instruction executes in a single cycle under mild pipeline restrictions. The device automatically takes care of any potential conflicts. The pipeline should be observed closely (e.g., using the trace capability of the simulator) only if code optimization for speed is required.

The floating-point capability permits the handling of numbers of high dynamic range without concern for overflows. In FFT programs, in particular, the computed values tend to increase from one stage to the next, as discussed in reference [2]. Then, the fixed-point arithmetic will cause overflows if the incoming numbers are large enough and no provisions are made for scaling. All these considerations are eliminated with the floating-point capability of the TMS320C30. The TMS320C30 performs floating-point arithmetic with the same speed as any fixed point operation; no performance is sacrificed for this feature.

There are eight extended-precision registers, R0—R7, that can be used as accumulators or general-purpose registers, and eight auxiliary registers, AR0—AR7, for addressing and integer arithmetic. For many applications, these registers are sufficient for temporary storage of values, and there is no need to use memory locations. This is the case with the radix-2 FFT algorithm, where no locations are required other than those for the transformation of incoming data to be transformed. Also, arithmetic using these registers greatly increases the programming efficiency. The two index registers, IR0 and IR1, are used for indexing the contents of the auxiliary registers AR0—AR7, thus making the access of the butterfly legs and the twiddle factors easy.

A powerful structure in the TMS320C30 is the block-repeat capability that has the form

```
RPTB      LABEL  
put instructions here  
LABEL      last instruction
```

Whatever occurs after the RPTB instruction and up to the LABEL is repeated one time more than the number included in the repeat counter register, RC. The RC register must be initialized before entering the block-repeat construct. The net effect is that the repeated code behaves as if it were straight-line coded (no penalty for looping), with program size equal to the one in looped code. In this way, the FFT butterfly, being the core of the program, can be implemented in a block-repeat form, thereby saving execution time while preserving the clarity of the program and conserving program space.

A bit-reversed addressing mode is available to eliminate the need for swapping memory locations at the beginning or the end of the FFT (depending on the FFT type). When you use this addressing mode, you access a sequence of data points in bit-reversed order rather than sequentially, and you can recover the points in the correct order during retrieval of the data instead of spending extra cycles to accomplish it in software.

Implementation of Radix-2 and Radix-4 Complex FFTs

Because of the powerful architecture and the instruction set of the TMS320C30, the assembly language program follows closely the flow of a high-level language program; this makes it easy to read and debug. It also keeps the size of the program small and reduces the requirements for program memory. Appendix A presents an example of code for a Radix-2 complex FFT, while Appendix B is a radix-4 complex FFT. The program memory requirements for these programs (as well as others to be discussed later) are given in Table 1.

Table 1. Program Memory Requirements for the Core of the FFT and Hartley Transforms

Routine Type	Program Size
Radix-2, complex FFT	50 words
Radix-4, complex FFT	170 words
Radix-2, real FFT	68 words
Radix-2, real inverse FFT	76 words
Hartley transform	71 words

The numbers in the table correspond only to the core program and do not include the sine/cosine tables for the twiddle factors, any input/output, or any bit-reversing operations. Note also that they are independent of the FFT data size.

The data memory requirements are, of course, dependent on the FFT size. The maximum length of a complex, radix-2 FFT that can be implemented entirely on the internal memory of the TMS320C30 is 1024 points. In the present implementation, the 1024-point radix-4 FFT requires a few more locations (about 7) than are available on-chip.

The code (provided in the appendices) has been written to be independent of the FFT length. The length N , together with the sine/cosine tables for the twiddle factors, should be provided separately to maintain the generic nature of the core FFT program. An example of a file with the sine/cosine tables for a 64-point FFT is given in the Appendix F. Note that the FFT size and the number of stages are declared .global in both files (i.e., the main routine and the file with the table) so that the core program gets the actual values during linking.

To reduce the storage requirements of a sine/cosine table, a full sine and a cosine cycle are overlapped. The table stores $5/4$ of a full sine wave, with the cosine table starting with a phase delay of $1/4$ cycle from the sine table. This table size is larger than actually needed, and it is selected merely for testing convenience of the algorithms. The minimum table size for a radix-2 complex FFT includes $1/2$ of a full sine wave, and $1/2$ of a full cosine wave. If these two half waves are combined using the above quarter-cycle phase delay, the minimum table size for this kind of FFT is $3/4$ of a full sine wave. For instance, for a 1024-point FFT, the table can be the first 768 points of a sine wave, where a full cycle would be 1024 points. In the case of a radix-4 complex FFT, the minimum table size should include $3/4$ of a sine and $3/4$ of a cosine wave. Overlapping these requirements, we get the minimum table size of a radix-4 algorithm to be one full sine wave.

An example of a linking file is also included in Appendix F to show how the different segments are assigned. For a complete description of the assembler and linker, consult the corresponding manual [6].

The timing of the FFT routines was done using the cycle-counting capability of the TMS320C30 simulator. For the conversion of the number of cycles into seconds, a cycle time of 50 ns was used. The timing refers only to the core FFT computation, ignoring read-in and write-out requirements, since such requirements are application-dependent. Also, no bit reversal is counted (although it may be included in the program), since it is performed as part of the read-in or read-out. Table 2 gives the timing for the different FFT routines and for the Hartley transform.

Table 2. FFT Timing in Milliseconds[†]

Transform Size	Radix-2 Complex FFT	Radix-4 Complex FFT	Radix-2 Real FFT	Radix-2 Real Inverse FFT	Hartley Transform
64	0.101	0.103	0.047	0.053	0.068
128	0.211	—	0.099	0.110	0.151
256	0.453	0.520	0.215	0.241	0.336
512	0.991	—	0.476	0.535	0.943
1024	2.175	2.533	1.055	1.193	2.025
1024	1.972				

[†]Improvements have been made and are shown in this table. You may obtain the latest code from the BBS, (713) 274-2323.

The last entry in this table represents the timing of the radix-2, DIT routine generated at the University of Erlangen [18] and given in Appendix A. These numbers are typically used for benchmarking.

Implementation of Real FFT

The development of FFT algorithms is centered mostly around the assumption that the input sequence consists of complex numbers (as does the output). This assumption guarantees the generality of the algorithm. However, in a large number of actual applications, the input is a sequence of real numbers. If this condition is taken into consideration, additional computational savings can be achieved because the FFT of a real sequence demonstrates the following symmetries: Assuming that the FFT output $X(k)$ is complex,

$$X(k) = R(k) + j I(k) \quad (7)$$

and that the sequence has length N, $R(k)$ and $I(k)$ should satisfy the following relations:

$$R(k) = R(N-k), k = 1, \dots, N/2-1 \quad (8)$$

$$I(k) = -I(N-k), k = 1, \dots, N/2-1 \quad (9)$$

$$I(0) = I(N/2) = 0. \quad (10)$$

In other words, the real part of the transform is symmetric around zero frequency, while the imaginary part is antisymmetric. Similar conditions hold if the transform is expressed in terms of magnitude and phase.

The savings are due to the fact that not all points need to be computed. Since the not-computed points do not need to be saved either, there are also storage savings. An efficient algorithm for real-valued FFTs is described in [10]. This algorithm was implemented in the present study in such a way that, given the sequence of N *real* numbers $x(0), x(1), \dots, x(N-1)$, the resulting FFT, consisting of complex numbers, is stored as $R(0), R(1), \dots, R(N/2), I(N/2-1), I(N/2-2), \dots, I(1)$. $R(k)$ and $I(k)$ represent the real and imaginary parts of the complex number $X(k)$. Figure 11 shows the memory arrangement for the FFT. Note that the input to the real FFT should be bit-reversed, but the bit reversal can be done as the data is brought in. With this arrangement, an N -point FFT uses exactly N memory locations. If the full array $X(k)$ is needed, the following relations should be used:

$$X(0) = R(0) \quad (11)$$

$$X(k) = R(k) + j I(k), \quad k = 1, \dots, N/2 - 1 \quad (12)$$

$$X(N/2) = R(N/2) \quad (13)$$

$$X(k) = R(N-k) - j I(N-k), \quad k = N/2 + 1, \dots, N - 1 \quad (14)$$




Figure 11. Memory Arrangement of a Real FFT.

It is expected that, in most signal processing applications, there will be no need to reconstruct the full $X(k)$ array and that the output shown in Figure 11 will be sufficient for any further processing.

Appendix C contains TMS320C30 routines implementing a radix-2 real FFT and its inverse. The implementation of the forward transformation is based on the FORTRAN programs contained in [10]. The inverse transformation assumes that the input data are given in the order presented at the output of the forward transformation and produces a time signal in the proper order (i.e., bit-reversing takes place at the end of the program). Viewed another way, the inverse real FFT operates as shown in Figure 11 but with the arrows reversed (and inverse FFT taking the place of the FFT).

The timing for the real-valued FFT (both forward and inverse) is included in Table 2, and the corresponding program sizes are shown in Table 1. As you can see, the real-valued FFT is considerably faster than the corresponding complex FFT because not all the computations need be performed. Furthermore, there are data storage savings because only half the values must be stored. As a result, the maximum length of real-valued FFT that can be implemented on the TMS320C30 without using any external memory is 2048 points. Of course, if all the values are needed, they can be recovered using the symmetry conditions mentioned earlier. To achieve the efficiencies of real FFT and not use any extra memory locations during the computation, the decimation-in-time method is applied [10]. Decimation in time requires the bit-reversal operation in the forward transform to be performed at the beginning of the program rather than at the end. The reverse is true for bit-reversing in the inverse transform.

The Discrete Hartley Transform

Another transform that has attracted attention recently is the Discrete Hartley Transform (DHT)[11, 12]. The DHT is applicable to real-valued signals and is closely related to the real-valued FFT. Comparison of references [10] and [12] describing the implementation of the two algorithms on FORTRAN programs shows that their implementation on the TMS320C30 should be similar. And indeed, this is the case.

The DHT pair is defined for a real-valued sequence $x(n)$, $n = 0, \dots, N-1$, by the following equations:

$$H(k) = \sum_{n=0}^{N-1} x(n) \text{cas}(2\pi k n / N), \quad k=0, \dots, N-1 \quad (15)$$

$$x(n) = \frac{1}{N} \sum_{k=0}^{N-1} H(k) \text{cas}(2\pi k n / N), \quad k=0, \dots, N-1 \quad (16)$$

where $\text{cas}(x) = \cos(x) + \sin(x)$. The DHT demonstrates a symmetry that is convenient for implementations: The same program can be used for both the forward and the inverse transforms, and the result is correct within a scale factor. Also, the real FFT and the DHT can be derived from each other [12].

A radix-2 Hartley transform was implemented on the TMS320C30, and the corresponding code is included in Appendix D. This code follows the structure of the real FFT in Appendix C. Tables 1 and 2 show the program memory requirements and the timing for the execution of Hartley transforms of different sizes. The sine/cosine table sizes are the same as in the case of a real FFT.

The Discrete Cosine Transform

The Discrete Cosine Transform (DCT), since its introduction in 1974 [13], has gained popularity in speech and image processing applications because of its near-optimal behavior. This discussion is based on the paper by Lee [14]. The DCT code was developed and implemented by Paul Wilhelm of the University of Washington.

If $x(n)$, $n=0, \dots, N-1$ is a time-domain signal and $X(k)$ is the corresponding DCT, $x(n)$ and $X(k)$ are related by the following equations:

$$x(k) = \frac{1}{N} \sum_{n=0}^{N-1} e(k) x(n) \cos \frac{(2k + 1)\pi n}{2N} \quad (17)$$

$$x(n) = \sum_{k=0}^{N-1} e(k) X(k) \cos \frac{(2k + 1)\pi n}{2N} \quad (18)$$

$$e(0) = 1/\sqrt{2} \quad (19)$$

$$e(k) = 1, \quad \text{for } k \neq 0 \quad (20)$$

Appendix E shows an implementation of the DCT based on the paper by Lee [14]. The appendix contains the algorithms for both the forward and the inverse transformations and an example of a table for a 16-point DCT. Note that, because of the structure of the algorithm, the cosine table needed contains actually the inverses of the cosines (within a scale factor), and it is not stored in the natural order. Instead, it is generated by the following C pseudocode:

```

for [k = 2; i = 0; k = N/2; k* = 2]
    for [j = k/2; j < N/2; j += k]
        cos_table[i + +] = 1/[2*cos(j*pi/[2*N])];
        cos_table[i + +] = 1/[2*cos([(N-j)*pi/[2*N])]];
    }
cos_table[N-2] = cos(pi/4);
cos_table[N-1] = 2/N;

```

The last entry to the table is not part of the cosine itself; it is a constant that is used by the algorithm, and it is placed at the end of the cosine table for convenience.

Table 3 shows the timing of the forward and inverse transforms for different transform lengths. The difference in the timing between the forward and the inverse transforms is due to the fact that more time was expended to optimize the performance of the inverse transform. Since four of the smallest butterflies were done simultaneously in the center program loop, the minimum permissible array size to be transformed is 8.

Table 3. DCT Timing in Milliseconds

Transform Size	Forward Transform	Inverse Transform
16	0.019	0.017
64	0.875	0.073
128	0.192	0.161
256	0.418	0.347
512	0.912	0.754
1024	1.982	1.652

Other Related Transforms

In addition to the FFT types mentioned earlier (complex, real, decimation-in-time, decimation-in-frequency, etc.), newer forms of the FFT have been developed to reduce the computational load. One of the latest in the literature is the *Split-Radix* FFT. The Split-Radix FFT [16] has the lowest number of multiplies and adds of any known algorithm. It achieves this efficiency by combining certain radix-2 and radix-4 butterflies, but, as a result, the classical concept of FFT stages is lost. The new structure uses a rather complicated indexing scheme, which is the price paid for the reduced multiplies/adds. Since, on the TMS320C30, multiplies/adds are not more expensive computationally than any other operation, the indexing scheme wipes out the gains of the reduced arithmetic. Actually, an implementation of the split-radix FFT showed it to be slower than the radix-2 FFT, one of the main reasons being that the block-repeat structure could no longer be used effectively.

Very often, there is a question on what the different benchmark numbers mean. A useful comparison of execution times for different algorithms on different machines has been made [17]. Table 4 presents a small segment of the resulting information that is relevant to the present discussion: the timing in seconds for the radix-8, mix-radix, and split-radix algorithms that were implemented on various machines. Different operating systems and compilers have been used, as shown. The execution times of Table 4 should be compared with the 0.0010055 s that it takes to implement a 1024-point, radix-2, real FFT on a TMS320C30. As can be seen, the TMS320C30 compares favorably to all the other machines investigated.

Table 4. Execution Times in Seconds for a 1024-Point Real FFT. The Numbers Should Be Compared with 0.001055 s of a 1024-Point Real FFT on the TMS320C30

Machine	Radix-8	Mix-radix	Split-radix
VAX 750 UNIX BSD4.2 f77	0.3634	0.3902	0.3021
VAX 750 UNIX BSD4.2 f77 -O	0.2376	0.2948	0.2089
VAX 750 UNIX BSD4.3 f77	0.2545	0.2600	0.2371
VAX 750 UNIX BSD4.3 f77 -O	0.1825	0.2127	0.1672
VAX 785 ULTRIX f77	0.1046	0.1107	0.1101
VAX 785 ULTRIX f77 -O	0.0796	0.0943	0.0811
VAX 785 VMS FOR/NOOPTM	0.0767	0.0871	0.0975
VAX 785 VMS FOR/OPTM	0.0539	0.0641	0.0633
VAX 8600 VMS FOR/OPTM	0.0217	0.0243	0.0235
MICROVAX VMS FOR/NOOPTM	0.1671	0.1846	0.1864
MICROVAX VMS FOR/OPTM	0.1299	0.1527	0.1419
DEC-10 TOPS-10 FOR/NOOPTM	0.0940	0.1184	0.0991
DEC-10 TOPS-10 FOR/OPTM	0.0885	0.1110	0.0845
CDC 855 FTN5,OPT = 0	0.0277	0.0319	0.0338
CDC 855 FTN5,OPT = 1	0.0277	0.0316	0.0337
CDC 855 FTN5,OPT = 2	0.0182	0.0171	0.0151
CDC 855 FTN5,OPT = 3	0.0180	0.0173	0.0150
SUN 3/50 UNIX BSD4.2 f77 -O -f68881	0.2518	0.3365	0.2103
SUN 3/50 UNIX BSD4.2 f77 -f68881	0.2806	0.3897	0.2802
SUN 3/50 UNIX BSD4.2 f77 -O	0.7586	1.047	0.6955
SUN 3/50 UNIX BSD4.2 f77	0.7476	1.029	0.7033
SUN 3/160 UNIX BSD4.2 f77	0.6037	0.6895	0.5660
SUN 3/160 UNIX BSD4.2 f77 -pfa	0.0983	0.1060	0.0946
SUN 3/260 UNIX BSD4.3 f77	0.3689	0.4126	0.3390
SUN 3/260 UNIX BSD4.3 f77 -O	0.3530	0.4142	0.3297
Pyramid 90X UNIX BSD4.2 f77 -O	0.2053	0.2244	0.1416
Pyramid 90X UNIX BSD4.2 f77	0.2206	0.2457	0.1326
HP-1000 21MX-E FTN7X	0.9400	1.248	0.9478
Apple MAC Microsoft FOR	2.6670	3.1600	2.8260
AST PC Microsoft FOR	1.5040	2.0800	1.4630

The TMS320C30 C Compiler

The C compiler for the TMS320C30 permits easy porting of high-level language programs to the DSP device. If the CPU loading of a particular application is not very high, the C compiler can create programs that run on the TMS320C30 in real time. If, however, the result is non-realtime, it may be necessary to use assembly language for more efficient coding.

In most cases, only a portion of the code needs to be written in assembly language. Typically, there are a few code segments where the device spends most of the time and which, when optimized in assembly language, yield the necessary performance improvement. By following the conventions outlined in the run-time environment of the C compiler [15], you can write these time-critical routines in assembly language and call them in a C program. This is also true for the FFT routines. In appendices A, B, and C, the radix-2, radix-4, and real FFT routines mentioned earlier are also put in a C-callable form by adding the necessary interface at the beginning and the end of the code. The tables with the sines and cosines are again assumed to be supplied during link time.

Issues in FFT Implementation

There are many ways of actually implementing the FFT code (and the other transformations), taking into consideration the different possibilities of program locations, the data locations, the ways of input and output, etc. Since it is impractical to cover every possible case, this report has concentrated on a configuration in which the use of external memory is minimized. With the source code and additional explanations provided, you should be able to customize the FFT implementation for a particular application.

Use of External Memory

In these implementations, only on-chip memory was used, and that's why the maximum transform size considered was 1024 points long (2048 for a real transform). Often, though, applications call for use of external memory for program or data or both. When external memory is used, the structure of the code does not change at all; it is only the timing that may be affected.

Fast external memory can be selected so that no wait states are necessary. But even when there are no wait states, accessing external memory may impose some limitations. For instance, you can make only one external memory access in a full cycle, but you can make two accesses of internal memory in each cycle. Also, because of multiplexing of the busses, pipeline conflicts may arise if both program and data are placed on the same external port. Resolution of such conflicts causes extra cycles for the execution. The section on pipelining in the *TMS320C30 User's Guide* explains in detail what kind of potential conflicts may occur.

To minimize or avoid such conflicts, there are some simple steps that the designer can take. The TMS320C30 has three separate memory areas (one on-chip, one accessed by the primary bus, and one accessed by the expansion bus) that can be combined. For instance, the program can be placed on the expansion port and the data on the primary port. Or the data can first be brought into internal memory and then operated upon. Alternatively, the program may be relocated to internal memory. A related approach is to use the cache. All the transforms are implemented as loops that are executed many times. If you activate the on-chip cache after the first access of the code, the instructions execute from the cache instead of the external memory.

If there are additional conflicts, they can typically be resolved by some rearrangement of the code. For instance, consecutively writing to external memory takes two cycles per write. If, however, a write is followed by some internal operation, then the second cycle of the write is transparent, and the actual cost is one cycle.

Bit Reversal

The TMS320C30 has a special form of the indirect addressing mode for the bit-reversing operation that is required at the beginning or the end of an FFT. Through this addressing mode, the scrambled data are accessed in their proper order. This addressing mode works as follows:

Let AR_n (n=0..7) be the auxiliary register pointing to the array with scrambled data. The index register IR0 contains a number equal to one-half the size of the FFT. Then, after every access of the data, AR_n is incremented by IR0 using the construct

*AR_n + +[IR0]B

This causes the contents of AR_n to be incremented by the contents of IR0, but if there is a carry in this incrementing, the carry propagates to the right instead of to the left. The result is the generation of the addresses in a bit-reversed order. The bit-reversed addressing mode works correctly if the array with the data is aligned in memory so that the first memory address is a multiple of the FFT size. This can be achieved if the first memory address has zeros for the last M bits, where $M = \log_2 N$, with N being the FFT size. For example, in the case of a 1024-point FFT, the last 10 bits of the memory address of the first datum should be zeros.

In the implementation of the complex FFT, the output is complex even when the input is real. So, there is a need to consider both the real and the imaginary parts of the data array. The above description of the bit-reversed addressing mode assumed that the real and the imaginary parts are stored as separate arrays in the memory. In this case, each of the arrays (real or imaginary parts) can be accessed as described. However, in most cases (including this report), the real and imaginary points alternate in the same array.

In this arrangement, the following simple modification achieves the same goal: set IR0 equal to N instead of $N/2$, and access the N points of the transform. At every access, the auxiliary register is pointing to the real part of the FFT. The imaginary part is located in the next higher location, and it can be easily accessed.

With the bit-reversed addressing mode, the unscrambling of the data can take place when the FFT result is accessed for further processing or for I/O. It is possible, though, that certain applications demand the reordering of the data in the same array. Such a rearrangement can be done very simply for a complex FFT with the following code.

; DO THE BIT-REVERSING EXPLICITLY

```
LDI    @FFTSIZ,RC      ; RC = FFT SIZE
SUBI   1,RC            ; RC SHOULD BE ONE LESS THAN DESIRED #
LDI    @FFTSIZ,IRO     ; IRO = FFT SIZE
LDI    @INPUT,AR0
LDI    @INPUT,AR1
*
RPTB  BITRV
CMPI   AR1,AR0         ; EXCHANGE LOCATIONS ONLY
BGE    CONT             ; IF ARO=AR1
LDF    *AR0,RO          :
||    LDF    *AR1,R1      ; EXCHANGE REAL PARTS
STF    R0,*AR1
||    STF    R1,*AR0
LDF    *+AR0,RO          :
||    LDF    *+AR1,R1      ; EXCHANGE IMAGINARY PARTS
STF    R0,*+AR1
||    STF    R1,*+AR0
CONT   NOP   *AR0++[2]
BITRV NOP   *AR1++[IRO]B
```

Note that AR1 is pointing to the bit-reversed version of the address contained in AR0. For real-valued FFT, or for FFTs that store the real and the imaginary parts in separate arrays, the real-FFT routine in Appendix C contains a modified example of the above code.

Use of DMA

If the signal to be transformed arrives as a continuous stream of data, the DMA could be used to collect the new data while the data already collected are processed. In this case, the data source address of the DMA points to the memory location corresponding to a serial port, or to another port associated with an external device. The destination is a memory space designated for storage.

There are two ways to use such buffers. One possibility is to designate one buffer as the temporary storage and the other buffer as the working area. When the storage buffer receives the necessary amount of data, the data is transferred to the working area, and the DMA starts refilling the storage buffer. Alternatively, the two buffers are considered equivalent: when the processor finishes processing and outputting the data from one and the DMA has filled the other, the two buffers switch functions; i.e., the DMA starts filling the first buffer while the CPU is processing the data in the buffer just filled.

Test Vector

For testing purposes, a vector with 64 (quasi-random) data points and the corresponding FFT values is given in Appendix F. In this way, if any of the routines is implemented, the test vectors can be used to verify the correct functionality of the routines. Together with the test vectors, Appendix C gives a sine/cosine table for a 64-point transform, and the linking file for such a transform.

Summary

This report examined implementations of fast transforms on the Texas Instruments TMS320C3x floating-point devices. The transforms considered were several forms of the FFT, the Discrete Hartley Transform, and the Discrete Cosine Transform. Because of the powerful architecture of the device, the implementation was done easily and efficiently. It was shown that a TMS320C30 executes the FFTs several times faster than large computers such as VAX and SUN workstations. With the availability of the C compiler, these routines can be put in C-callable form and be used to compute the corresponding transforms efficiently.

Appendices

Appendices A to F contain the TMS320C30 assembly language programs for the different algorithms considered. The contents of the appendices are as follows:

Appendix A: Radix-2 Complex FFT.

composed of

- A1: Generic Program to Do a Looped-Code Radix-2 FFT Computation on the TMS320C30.
- A2: fft_2 - Radix-2 Complex FFT to Be Called as a C Function.
- A3: Complex, Radix-2 DIT FFT - R2DIT.ASM.
- A4: Complex, Radix-2 DIT FFT - R2DITB.ASM.
- A5: TWID1KBR.ASM - Table with Twiddle Factors for a FFT up to a Length of 1024 Complex Points.

Appendix B: Radix-4 Complex FFT.

composed of

- B1: Generic Program to Do a Looped-Code Radix-4 FFT on the TMS320C30.
- B2: fft_4 - Radix-4 Complex FFT to Be Called as a C Function.

Appendix C: Radix-2 Real FFT.

composed of

- C1: Generic Program to Do a Radix-2 Real FFT Computation on the TMS320C30.
- C2: fft_rl - Radix-2 Real FFT to Be Called as a C Function.
- C3: Generic Program to Do a Radix-2 Real Inverse FFT Computation on the TMS320C30.

Appendix D: Discrete Hartley Transform.

composed of

- D1: Generic Program to Do a Radix-2 Hartley Transform on the TMS320C30.

Appendix E: Discrete Cosine Transform.

composed of

- E1: A Fast Cosine Transform.
- E2: A Fast Cosine Transform (Inverse Transform).
- E3: FCT Cosine Tables File.
- E4: Data File.

Appendix F: Test Vectors, 64-Point Sine Table, Link Command File.
composed of

- F1: Example of a 64-Point Vector to Test the FFT Routines.
- F2: File to Be Linked with the Source Code for a 64-Point, Radix-4 FFT.
- F3: Link Command File.

The first three appendices contain the code for the radix-2, complex radix-4, and real radix-2 FFT transformations. These routines are given in both the regular form and in a C-callable form. Furthermore, the contents of a file with the twiddle factors are given, as well as an example of a link command file for a 64-point FFT. Note that the source code of these routines can be downloaded from the TI DSP bulletin board (BBS) by calling (713) 274-2323. For questions regarding the BBS, call the TI DSP hotline at (713) 274-2320.

Acknowledgements

Mr. Raimund Meyer and Mr. Karl Schwarz (Lehrstuhl fur Nachrichtentechnik, University of Erlangen) provided the fast routines of Appendix A to do 1024-point, radix-2, DIT FFT. Mr. Paul Wilhelm of the University of Washington provided the routines for the Fast Cosine Transform (FCT) together with the related explanations and the test vector in Appendix E. Their contributions are gratefully acknowledged.

References

- [1] Burrus, C. S., and Parks, T.W. *DFT/FFT and Convolution Algorithms*, John Wiley and Sons, New York, 1985.
- [2] Lin, K. -S., Ed. *Digital Signal Processing Applications with the TMS320 Family*, Prentice-Hall, Englewood Cliffs, New Jersey, 1987.
- [3] Oppenheim, A. V. and Schafer R.W. *Digital Signal Processing*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1975.
- [4] Rabiner, L.W., and Gold, B. *Theory and Application of Digital Signal Processing*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1975.
- [5] Burrus, C.S. "Unscrambling for Fast DSP Algorithms," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-36, No. 7, pp. 1086—1087, July 1988.
- [6] Papamichalis, Panos E., and Burrus, C.S. "Conversion of Digit-Reversed to Bit-Reversed Order in FFT Algorithms," *Proceedings of 1989 IEEE International Conference on Acoustics, Speech, and Signal Processing*, May 1989.
- [7] *Third-Generation TMS320 User's Guide*, Texas Instruments, Inc., Dallas, Texas, August 1988.
- [8] Papamichalis, Panos E., and Simar, Ray Jr. "The TMS320C30 Floating-Point Digital Signal Processor," *IEEE Micro*, Vol. 8, No. 6, pp. 13—29, December 1988.
- [9] *TMS320C30 Assembly Language Tools User's Guide*, Texas Instruments Inc., Dallas, Texas, July 1987.
- [10] Sorensen, H.V., Jones, D.L., Heideman, M.T., and Burrus, C.S. "Real-Valued Fast Fourier Transform Algorithms", *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-35, No. 6, pp. 849—863, June 1987.
- [11] Bracewell, R.N. "The Fast Hartley Transform," *Proceedings of IEEE*, Vol. 72, No. 8, pp. 1010—1018, August 1984.
- [12] Sorensen, H.V., Jones, D.L., Burrus, C.S., and Heideman, M.T. "On Computing the Discrete Hartley Transform," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-33, No. 4, pp. 1231—1238, October 1985.
- [13] Ahmed, N., Natarajan, T., and Rao, K.R. "Discrete Cosine Transform," *IEEE Transactions on Computers*, Vol. C-23, pp. 90—93, January 1974.
- [14] B. G. Lee, "FCT - A Fast Cosine Transform," *Proceedings of 1984 IEEE International Conference on Acoustics, Speech, and Signal Processing*, pp. 28A.3.1—28A.3.4, March 1984.
- [15] *TMS320C30 C Compiler Reference Guide*, Texas Instruments Inc., Dallas, Texas, December 1988.

- [16] Sorensen, H.V., Heideman, M.T., and Burrus, C.S. "On Computing the Split-Radix FFT," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-34, No. 1, pp. 152—156, February 1986.
- [17] Sorensen, H.V. and Burrus, C.S. "Computer Dependency of FFT Algorithms", *Proceedings of ASILOMAR*, 1987.
- [18] Schuessler, H.W., Meyer, R., and Schwarz, K. "FFT Implementation on DSP Chips—Theory and Practice," *Proposal for the 1990 IEEE International Conference on Acoustics, Speech, and Signal Processing*.

Appendix A. Radix-2 Complex FFT

Appendix A1. Generic Program to Do a Looped-Code Radix-2 FFT Computation on the TMS320C30

GENERIC PROGRAM TO DO A LOOPED-CODE RADIX-2 FFT COMPUTATION ON THE
NS32030

The program is taken from THE BURGESS & PARKS BOOK, P. 111, (THE COMPLETE INTERNAL EDITION). THE COMPUTATION IS DONE IN PLACE, BUT THE BIT-REVERSE COMPUTATION IS MOVED TO ANOTHER MEMORY SECTION TO DEMONSTRATE THE BIT-REVERSE ADDRESSING. THE DOUBLE FACTORS ARE SUPPLIED IN A TABLE PUT IN A DATA SECTION. THIS DATA IS INCLUDED IN A SEPARATE FILE TO PRESERVE THE GENERATION OF THE PROGRAM. FOR SOME PURPOSE, THE SIZE OF THE FFT AND THE NUMBER OF POINTS (N) ARE DEFINED IN A GLOBAL DIRECTIVE AND SPECIFIED DURING LINKING.

卷之三

6 1987

CLIQUE LAQUEUR

卷之三

333 of 334 Page

TRY WITH INPUT DATA

KRY WIR WIJPU WHIA

PLACEMENT LOCATION OF THE PROGRAM

LDA #A, POKER FOR SIN/COS TABLE
LDX A, POKER FOR SIN/COS TABLE
LOADS THE CURRENT STAGE NUMBER
INTO X. BECAUSE OF REG/1(MAC)
LDY #1, POKER FOR FIRST
INTLABLE REPEAT COUNTER OF FIRST
STAGE.
LDY #1, POKER FOR IF
INTLABLE REPEAT COUNTER OF IF
STAGE.

```

; CURRENT FFT STAGE
; AND COUNTS TO MAX

```

```

*      LSH    1, #R7          ; INDEPENDENT LOOP COUNTER FOR NEXT TIME
*      LSH    1, #R5          ; IE=2*IE
LDI   R7, #R0          ; N1=2
LDI   -1, #R7          ; N2=2/2
LSH   BR               ; NEXT FFT STAGE
LOOP

*      STORE RESULT OUT USING BIT-REVERSED ADDRESSING
*      LDI    #FFTSIZ, RC      ; RC=N
END:  SBI    1, RC          ; RC SHOULD BE ONE LESS THAN DESIRED !
LDI    #FFTSIZ, IR0         ; IR0=SIZE OF FFT=N
LDI    2, IR1
LDI    1, INPUT, #R0
LDI    OUTPUT, #R1
LDI

RP TB
BLTRV
LDI   ++#R0(1), R0
:::   LDIF  #R0+++(IR0)B, R1
STF   R0, ++#R1(1)
:::   STF   R1, #R01++(IR1)

*      SELF   BR   SELF      ; BRANCH TO ITSELF AT THE END
.END

```

Appendix A2. fft_2 – Radix-2 Complex FFT to Be Called as a C Function

```

* FIRST LOOP
* RPTB BLK1 : DO THE BIT-REVERSING OF THE OUTPUT
* ADDF #AR0,*AR2,R0 : R0=(1)+t(L)
* SUBF #AR2++,*AR0++,R1 : R1=(1)-t(L)
* ADDF #AR2,*AR0,R2 : R2=(1)+t(L)
* SUBF #AR2,*AR0,R3 : R3=(1)-t(L)
* :: STF R2,*AR0-- : Y(1)=R2 AND...
* :: STF R3,*AR2-- : Y(1)=R3 AND...
* :: STF R0,*AR0+1(R0) : X(1)=R0 AND...
* :: STF R1,*AR2+1(R0) : X(1)=R1 AND AR0,2 = AR0,2 + 2*NL
* * IF THIS IS THE LAST STAGE, YOU ARE DONE
* * CP01 BL0FF7,AR6
* BZD END
* * MAIN INNER LOOP
* * LD1 2,AR1 : INIT LOOP COUNTER FOR INNER LOOP
* LD1 $5INTAB,AR4 : INITIALIZE IA INDEX (AR4=IA)
* LD1 1#IA+IE,AR4 : IA+IAE: AR4 POINTS TO COSTME
* LD1 AR1,AR0 : INCREMENT INNER LOOP COUNTER
* ADDI 2,AR1 : X(1),Y(1) POINTER
* ADDI 1#INPUT,AR0 : X(1),Y(1) POINTER
* ADDI R7,AR0,AR2 : X(1),Y(1) POINTER
* LD1 1,RC : RC SHOULD BE ONE LESS THAN DESIRED
* LD1 R6,R6 : R6=IN
* LDF
* * SECOND LOOP
* * RPTB BLK2 : RESTORE THE REGISTER VALUES AND RETURN
* ADDF #AR2,*AR0,R2 : R2=(1)-t(L)
* SUBF #AR2++,*AR0++,R1 : R1=(1)-t(L)
* ADDF #AR2,*AR0,R2 : R2=2*DS AND...
* MPYF R1,*AR0,AR1,R3 : R3=2*CS AND...
* :: STF R0,R3,R4 : R4=1*(1+2*NL)
* SUBF R1,R6,RO : R6=1*DS-2*CSIN
* ADDF #AR2,*AR0,R2 : R2=(1)+t(L)
* MPYF R2,*AR0,AR1,R3 : R3=2*DS AND...
* :: STF R0,R3,RS : R3=2*CS AND...
* ADDF #AR2,*AR0,R2 : R2=(1)+t(L) AND AR0=AR0+2*NL
* MPYF R3,*AR0,AR1,RS : R5=2*DS AND...
* :: STF R5,R3,RS : R3=2*CSIN
* ADDF #AR2,*AR0,R2 : X(1)=R2*2*DS*AR1*2*CSIN, INCR AR2 AND...
* :: STF R4,*AR2 : Y(1)=R4*2*DS-R2*CSIN
* * CP01 R7,AR1 : LOOP BACK TO THE INNER LOOP
* BNE 1,LOOP : INCREMENT LOOP COUNTER FOR NEXT TIME
* * LSH 1,AR7 : TE=2*IE
* * LSH 1,AR5 : NL=2
* * LSH 1,AR3 : RC=0/2
* * LSH 1,AR1 : NEXT FFT STAGE

```


FIRST 2 STAGES AS RADIX-4 BUTTERFLY


```

*****+
*   * SECOND BUTTERFLY-TYPE:
*   *   TR = BI * COS - BR * SIN
*   *   TI = BI * SIN + BR * COS
*   *   AR' = AR + TR
*   *   AI' = AI - TI
*   *   BR' = AR - TR
*   *   BI' = AI + TI
*   *
*****+
*   * RPTB    BF1V2
*   *   * RPTF          ; R5 = BI * COS , (AR' = RS)
*   *   STF      R5, #4R1, R7, R5          ; (R2 = TI = RO + RI)
*   *   ADDF     R1, RO, R2          ; RO = BR * SIN , (R2 = AI + TI)
*   *   ADDF     R2, #4R0, R3          ; (R4 = AI - TI , BI' = R3)
*   *   SUBF     R3, #4R2++          ; TR = R3 = RS - RO
*   *   SUBF     R0, #5, R3          ; RO = BR * COS , R2 = AR - TR
*   *   SUBF     R3, #4R0, R2          ; R1 = BI * SIN , (AI' = RA)
*   *   PTF      #4R1++, R6, R1          ; RS = AR + TR , BR' = R2
*   *   ADDF     R4, #4R2++          ; R5 = AR + TR , BR' = R2
*   *   STF      R2, #4R3++          ; DS = 0
*   *
*   * CLEAR PIPELINE
*   *   ADDF     R1, RO, R2          ; R2 = TI = RO + RI
*   *   ADDF     R2, #4R0, R3          ; R3 = AI + TI
*   *   ADDF     R6, #4R1, R4          ; AR' = RS
*   *   CMP1    R4E, AR4          ; DO FOLLOWING 3 INSTRUCTIONS
*   *   BEQ    R2, #4R0++(R1), R4          ; R4 = AI - TI , BI' = R3
*   *   SUBF     R2, #4R3++(R1)          ; R7 = DS
*   *   LDF      #4R7++, R7          ; AI' = RA
*   *   NOP      #4R1++(R1)          ; BRANCH HERE
*   *   END OF THIS BUTTERFLY GROUP
*   *   CMP1    4, R0          ; JUMP OUT AFTER LD(N)-3 STAGE
*   *   BNZ      STUFF          ; DS = 0
*   *
*   * SECOND TO LAST STAGE
*   *   LD1      E1NEUT, ARO          ; UPPER INPUT
*   *   LD1      ARO, #4R2          ; UPPER OUTPUT
*   *   LD1      IRO, ARO, AR1          ; LOWER INPUT
*   *
*****+
*   *   LD1      #4R1, AR3          ; LOWER OUTPUT
*   *   LD1      #5, IRO, #4R7          ; POINTER TO THIDLE FACTOR
*   *   LD1      #4R8R2, AC          ; DISTANCE BETWEEN TWO GROUPS
*   *
*   * FILL PIPELINE
*   *   ADDF     #4R0, #4R1, R2          ; AR' = R2 = AR + BR
*   *   SUF      #4R0++, #4R0++(R2)          ; BR' = R2 = AR - BR
*   *   ADDF     #4R0, #4R1, R0          ; AI' = RO = AI + BI
*   *   SUF      #4R1++, #4R0++(R1)          ; BI' = RI = AI - BI
*   *
*   * 1. BUTTERFLY: w=0
*   *   ADDF     #4R0, #4R1, R2          ; AR' = R2 = AR + BR
*   *   SUF      #4R0++, #4R0++(R2)          ; BR' = R2 = AR - BR
*   *   ADDF     #4R0, #4R1, R0          ; AI' = RO = AI + BI
*   *   SUF      #4R1++, #4R0++(R1)          ; BI' = RI = AI - BI
*   *
*   * 2. BUTTERFLY: w=0
*   *   ADDF     #4R0, #4R1, R6          ; AR' = RO = AR + BR
*   *   SUF      #4R0++, #4R0++(R7)          ; BR' = R7 = AR - BR
*   *   ADDF     #4R0, #4R1, R4          ; AI' = RO = AI + BI
*   *   SUF      #4R1++(R0), #4R0++(R5)          ; BI' = RS = AI - BI
*   *   STF      R2, #4R2++          ; (AR' = RS = R2)
*   *   STF      R3, #4R3++          ; (BR' = RS = R3)
*   *   STF      R0, #4R2++          ; (AI' = RO)
*   *   STF      R1, #4R3++          ; (BI' = R1)
*   *   STF      R6, #4R2++          ; (BR' = RS)
*   *   STF      R7, #4R3++          ; (BR' = R7)
*   *   STF      R4, #4R2++(R0)          ; AI' = RA
*   *   STF      RS, #4R3++(R0)          ; BI' = RS
*   *
*   * 3. BUTTERFLY: w=4
*   *   ADDF     #4R0++, #4R1, RS          ; AR' = RS = AR + BI
*   *   SUF      #4R0, #4R0, RA          ; AI' = RO = AI - BI
*   *   ADDF     #4R1++, #4R0-, R6          ; BI' = RS = AI + BI
*   *   SUF      #4R1++, #4R0+, R7          ; BR' = R7 = AR - BI
*   *
*   * 4. BUTTERFLY: w=4
*   *   ADDF     #4R1, #4R0, R3          ; AR' = R3 = AR + BI
*   *   LDF      #4R7, R1          ; R1 = 0 (FOR INNER LOOP)
*   *   ADDF     #4R1++, #4R0+, R2          ; RO = BR (FOR INNER LOOP)
*   *   SUF      #4R1++(R0), #4R0++(R2)          ; BI' = R2 = AR - BI
*   *   STF      R5, #4R2++          ; (AR' = RS)
*   *   STF      R7, #4R3++          ; (BR' = R7)
*   *   STF      R6, #4R3++          ; (BI' = RS)
*   *
*   * 5. TO M. BUTTERFLY:
*   *   RPTB    BF2END
*   *
*   *   LD1      R7 = COS , ((AI' = RA))
*   *   LD1      R4, #4R2++          ; R7 = DS
*   *   LD1      #4R7++, R7          ; R6 = SIN , (BR' = R2)

```



```

*   BI' = AI + TI          *   BI' = AI + BI
*   RPTB      BFLV2          *   SUBF    *#481++,*#480++ , R1   ; BI' = RI = AI - BI
*   STF      *#481,R7,R5          *   ADF     #480,*#481,R6   ; AR' = R6 = AR + BR
*   STF      *#482++           ; BI' = R7 = AR - BR
*   ADF     (R2 = TI = RO + RI) ; AI' = RA = AI + BI
*   ADF     #481,R6,R4           ; BI' = RS = AI - BI
*   ADF     #480++,(R0),*#480++(R5) ; BI' = R2
*   ADF     R2,*#482++           ; BI' = R2
*   ADF     R2,*#480++           ; BI' = R0
*   ADF     R3,*#483++           ; BI' = R1
*   ADF     R1,*#482++           ; BI' = R1
*   ADF     R0,*#481++           ; BI' = R6
*   ADF     R1,*#482++           ; BI' = R7
*   ADF     R4,*#480++,(R0)     ; BI' = RA
*   ADF     R5,*#482++,(R0)     ; BI' = RS
*   * 2. BUTTERFLY w/o
*   *   BI' = AI + TI          *   BI' = AI + BI
*   *   BFLV2          *   SUBF    *#481++,*#481,RS   ; AR' = RS = AR + BI
*   *   STF      *#480++           ; AI' = RA = AI - BI
*   *   ADF     #481,RA,RA   ; AI' = RA = AI + BI
*   *   ADF     #480--,R6   ; BI' = R6 = AR - BI
*   *   ADF     #480++,(R7) ; BI' = R7 = AR - BI
*   *   ADF     R1,*#482++           ; BI' = R2
*   *   ADF     R1,*#480++           ; BI' = R0
*   *   ADF     R2,*#483++           ; BI' = R1
*   *   ADF     R3,*#482++           ; BI' = R2
*   *   ADF     R4,*#480++           ; BI' = R7
*   *   ADF     R5,*#482++           ; BI' = RS
*   *   3. BUTTERFLY w/TAU4
*   *   BFLV2          *   SUBF    *#480++,*#481,RS   ; AR' = RS = AR + BI
*   *   STF      *#480++           ; AI' = RA = AI - BI
*   *   ADF     #481,RA,RA   ; AI' = RA = AI + BI
*   *   ADF     #480--,R6   ; BI' = R6 = AR - BI
*   *   ADF     #480++,(R7) ; BI' = R7 = AR - BI
*   *   ADF     R1,*#482++           ; BI' = R2
*   *   ADF     R1,*#480++           ; BI' = R0
*   *   ADF     R2,*#483++           ; BI' = R1
*   *   ADF     R3,*#482++           ; BI' = R2
*   *   ADF     R4,*#480++           ; BI' = R7
*   *   ADF     R5,*#482++           ; BI' = RS
*   *   4. BUTTERFLY w/TAU4
*   *   BFLV2          *   SUBF    *#481++,*#480,RS   ; AR' = RS = AR + BI
*   *   STF      *#480++           ; R1 = 0 (FOR INNER LOOP)
*   *   ADF     #481++,R0   ; R0 = R2 (FOR INNER LOOP)
*   *   ADF     #480--,(R7) ; BI' = R7 = AR - BI
*   *   ADF     R1,*#482++           ; BI' = R2
*   *   ADF     R1,*#480++           ; BI' = R0
*   *   ADF     R2,*#483++           ; BI' = R1
*   *   ADF     R3,*#482++           ; BI' = R2
*   *   ADF     R4,*#480++           ; BI' = R7
*   *   ADF     R5,*#482++           ; BI' = RS
*   *   5. TO M. BUTTERFLY
*   *   BFLV2          *   RPTB    BF2END
*   *   STF      *#480++,(R7) ; R7 = COS , ((AI' = RA))
*   *   LDF     R4,*#482++           ; R6 = SIN , (BR' = R2)
*   *   LDF     R4,*#480++           ; R6 = SIN , (BR' = R3)
*   *   ADF     #481++,R6,RS   ; R5 = BI * SIN , (AR' = R3)
*   *   ADF     #480++,(R7) ; R2 = TI = RO + R1
*   *   ADF     R1,RO,R2   ; RO = BR * COS , (R3 = AI + TI)
*   *   ADF     R2,*#480++,(R0),RA   ; (RA = AI - TI , BI' = R3)
*   *   ADF     R3,*#480++,(R0)     ; R3 = TR = RO + RS
*   *   ADF     R0,RS,R3   ; RO = BR * SIN , R2 = AR - TR
*   *   ADF     R2,*#480,R2   ; R2 = RO + R2
*   *   ADF     R4,*#480++,(R0)     ; RI = BI * COS , (AI' = RA)
*   *   ADF     R5,*#480++,(R0)     ; BI' = AI + BI
*   *   END OF THIS BUTTERFLY GROUP
*   *   CHP1      4,1R0          ; JUMP OUT AFTER LDW(n)-3 STAGE
*   *   BNZ      STFLP
*   *   *  SECOND TO LAST STAGE
*   *   LDW      INPUT,4R0          ; UPPER INPUT
*   *   LDW      #480,4R2          ; UPPER OUTPUT
*   *   LDW      #481,4R0,4R1          ; LOWER INPUT
*   *   LDW      #481,4R2,4R0          ; LOWER OUTPUT
*   *   LDW      #51,INTP2,4R7          ; POINTER TO TWIDDLE FACTOR
*   *   LDW      5,1R0          ; DISTANCE BETWEEN TWO GROUPS
*   *   LDW      #6,4R82,4C          ; END OF THIS BUTTERFLY GROUP
*   *   FILL PIPELINE
*   *   1. BUTTERFLY: w/o
*   *   ADF     #480,*#481,R2          ; AR' = R2 = AR + BI
*   *   SUBF   #481++,*#480++ , R3   ; BR' = R3 = AR - BI
*   *   ADF     #480,*#481,RO          ; AI' = RO = AI + BI
*   *   ADF     #481++,*#480++ , R3

```



```

;;
; R3, #480, R2,      ; R1 = B1 + COS , (B1' = RA)
; #481*(IR1), R7, R1   ; R2 = B1 - TR , AI' = R2
;
; STF
; R3, #482++(IR0)B    ; BR' = R3 = AR - TR , AR' = R2
;
; SUBF
; R2, #480++(IR0)B
;
; STF
; R3, #482++(IR0)B    ; R5 = B1 + COS , (BR' = R3)
;
; STF
; R1, R0, R2,          ; R2 = TI = R0 - RI
; #481, R0, R0          ; R0 = BR + SIN , (AI' = R3 = AI - TI)
;
; R2, #480, R3
;
; ADDF
; R2, #480++(IR1), R4  ; (B1' = RA = AI + TI , AI' = R3)
;
; STF
; R3, #482++(IR0)B
;
; SUBF
; R0, R5, R3,          ; R3 = TR = R0 - R5
; #481++, R7, R0        ; R0 = BR + COS , AR' = R2 = AR + TR
;
; R3, #480, R2,          ; R1 = B1 + SIN , BR' = R3 = AR - TR
; #481++(IR1), R6, R1
;
; BFEND
; R3, #480++(IR0)B
;
; SUBF
;
; * CLEAR PIPELINE
;
; STF
; R2, #482++(IR0)B    ; AR' = R2 , (B1' = RA)
; #483++(IR0)B          ; R2 = TI = R0 + RI
;
; ADDF
; R2, #480, R3          ; AI' = R3 = AI - TI , BR' = R3
;
; STF
; R3, #482,
; R2, #480, R4,          ; BI' = RA = AI + TI , AI' = R3
; #482++(IR0)B          ; BI' = R4
;
; END OF FFT
;
; END:
; NOP
; NOP
; NOP
; NOP
;
; * SELF
; BR, SELF
;
; *

```

Appendix A5. TWID1KBR.ASM – Table With Twiddle Factors for a FFT up to a Length of 1024 Complex Points.

```
*****  
* APPENDIX A5  
*  
* TITLE: TWID1KBR.ASM  
*  
* TABLE WITH TWIDDLE FACTORS FOR A FFT UP TO A LENGTH OF 1024 COMPLEX  
* POINTS.  
* FILE TO BE LINKED WITH THE SOURCE CODE : R2D1T.ASM OR R2D1TB.ASM  
* WRITTEN BY : RAINER PEYER AND KARL SCHMID 14.07.89  
* LERNSTALT FÜR WIRTSCHAFTSTECHNIK  
* UNIVERSITÄT ERLANGEN-NÜRNBERG  
* LENGTH OF TWIDDLE FACTOR TABLE : 512 REAL VALUES (=1024 FFT)  
*  
* .global sine  
* .global n  
* .global nhalf  
* .global nvirt  
* .global nacheil  
* .global n  
  
n .set 1024 ; FFT-LENGTH n  
nhalf .set 512 ; n/2  
nvirt .set 256 ; n/4  
nacheil .set 128 ; n/8  
n .set 10 ; NUMBER OF STAGES = lg(n)  
  
* ANOTHER EXAMPLE OF FFT-LENGTH n = 32!  
* ONLY THE FIRST 16 VALUES OF THE TABLE ARE NEEDED  
*  
* .data  
*  
sine .float 1.000000000000000+000  
.float 0.000000000000000+000  
.float 7.07106781186549e-001  
.float 7.07106781186549e-001  
.float 9.2387932511267e-001  
.float 3.026823235090e-001  
.float 3.026823235090e-001  
.float 9.2387932511267e-001  
.float 9.8078528040220e-001
```

Appendix B. Radix-4 Complex FFT

Appendix B1. Generic Program to Do a Looped-Code Radix-4 FFT on the TMS320C30

Appendix B2. fft_4—Radix-4 Complex FFT to Be Called as a C Function

POP	AN7
POP	886
POP	AN5
POP	AN4
POPF	R7
POPF	R6
POPF	R5
POP	R4
POP	FP
POPS	RETS

Appendix C.Radix-2 Real FFT

Appendix C1. Generic Program to Do a Radix-2 Real FFT Computation on the TMS320C30

```

* LDI      AR5,AR1          : AR1 POINTS TO X(1)=X(1*)    NOP
ADD1   ADD1,AR1           : AR1 POINTS TO X(1)=X(1+AR2)  NOP
LDI      AR1,AR2           : AR2 POINTS TO X(1)=X(1+AR2)  ;BRANCH TO ITSELF AT THE END
ADD1   ADD1,AR2           : AR2 POINTS TO X(1)=X(1+AR2)  .END
LDI      AR2,AR2           : AR2 POINTS TO X(1)=X(1+AR2)
SUB1   SUB1,AR2           : AR2 POINTS TO X(1)=X(1+AR2)
ADD1   ADD1,AR2           : AR2 POINTS TO X(1)=X(1+AR2)

* LDF      #AR5+1,(IR1),R0  : R0=X(1)    NOP
ADDF   ADDF,R0,R0          : R1=X(1)*X(1+AR2)
SUBF   SUBF,R0,R0          : R0=-X(1)*X(1+AR2)
STF    STF,R0,(IR1)        : R1=X(1)*X(1+AR2)
NEGF   NEGF,R0             : R0=X(1)*X(1+AR2)
NEGFF  NEGFF,R0,R1        : R1=-X(1+AR2)
STF    STF,R1,R0            : R0=X(1+AR2)=X(1+AR2)
NEGF   NEGF,R0             : R0=X(1+AR2)
STF    STF,R0,R0            : R0=X(1+AR2)=X(1+AR2)

* INNERLOOP
LDI      #FFTSL7,IR1       : IR1=SEPARATION BETWEEN SIN/COS TABS
LSH      R4,RC              : REPEAT IR1 TIMES
LDI      R4,RC              : REPEAT IR1 TIMES
SUB1   SUB1,RC             : REPEAT IR1-1 TIMES

* RPTB
BLK3   #AR3,*#AR0(IR1),R0  : R0=X(13)*COS
MPV    MPV,R0,RL            : RL=X(14)*SIN
MPVF   MPVF,R0,RL           : RL=X(14)*SIN
ADPF   ADPF,R0,R2           : R2=X(13)*COS*X(14)*SIN
MPV    MPV,R2,RL            : RL=X(13)*SIN*X(14)*COS
ADPF   ADPF,R0,R1           : R1=-X(13)*SIN*X(14)*COS
SUBF   SUBF,R0,R1            : RL=-X(12)*R0
NEGF   NEGF,R0,R1           : R1=X(12)*R0
STF    STF,R1,R0             : X(13)=X(12)*R0
ADDF   ADDF,R0,R1           : RL=X(11)*R0
STF    STF,R1,R0             : X(14)=X(12)*R0
SUBF   SUBF,R2,R1            : RL=X(11)*R2
NEGF   NEGF,R2,R1           : X(11)=X(11)*R2
STF    STF,R1,R0             : X(12)=X(11)*R2
BLK3   BLK3,AR5             : REINIT,AR5
SUB1   SUB1,AR5             : AR5=1*AR1
ADD1   ADD1,AR5             : AR5=1*AR1
OP1    OP1,AR5              : FFTSL7,AR5
BLTD   BLTD,AR5              : LOOP BACK TO THE INNER LOOP
ADD1   ADD1,AR5              : REINIT,AR5
NOP    NOP
ADD1   ADD1,AR5              : AR5=1*AR1
OP1    OP1,AR5              : FFTSL7,AR5
BLTD   BLTD,AR5              : LOOP BACK TO THE INNER LOOP
ADD1   ADD1,AR5              : REINIT,AR5
NOP    NOP

```

Appendix C2. fft_rl – Radix-2 Real FFT to Be Called as a C Function

APPENDIX C2

NAME: fft.c --- RADIX-2 FFT TO BE CALLED AS A C FUNCTION.

SYNOPSIS:

```
int fft_1(in, n, data)
int n    FFT SIZE: N=2MM
int M    NUMBER OF STAGES = LOG2(N)
```

float *data ARRAY WITH INPUT AND OUTPUT DATA

DESCRIPTION:

GENERIC FUNCTION TO DO A RADIX-2 FFT COMPUTATION ON THE TMS320C30. THE DATA ARRAY IS N-LONG, WITH ONLY REAL DATA. THE OUTPUT IS STORED IN THE SAME LOCATIONS WITH REAL AND IMAGINARY POINTS R AND I AS FOLLOWS: R(0), R(1), ..., R(N/2-1), I(N/2), ..., I(1)

THE PROGRAM IS BASED ON THE FURTHER PROGRAM IN THE PAPER BY SØRENSEN ET AL., JUNE 1987 ISSUE OF TRANS. ON ASP. THE COMPUTATION IS DONE IN-PLACE, AND THE ORIGINAL DATA IS DESTROYED. BIT REVERSAL IS IMPLEMENTED AT THE BEGINNING OF THE FACTOR. IF THIS IS NOT NECESSARY, THIS PART CAN BE COMMENTED OUT.

THE SINE/COSINE TABLE FOR THE TWIDDLE FACTORS IS EXPECTED TO BE SUPPORTED DURING LINK TIME, AND IT SHOULD HAVE THE FOLLOWING FORMAT:

```
global _sine
.data
.float value1 = sin((N/2)pi/N)
.float value2 = sin((1+N/2)pi/N)
.....
.float valueN/2) = cos((N/2)pi/N)
```

THE VALUES value1 TO value(N/4) ARE THE FIRST QUARTER OF THE SINE PERIOD, AND value(N/4+1) TO value(N/2) ARE THE FIRST QUARTER OF THE COSINE PERIOD.

STACK STRUCTURE UPON THE CALL:

```
+-----+
|FP| |DATA| |       |
+-----+ |M| |       |
|FP| |N| |       |
|FP| |       | |RETURN ADDRESS|
+-----+ |OLD FP| |       |
+-----+
```

REGISTERS USED: R0, R1, R2, R3, R4, RS, AR0, AR1, AR2, AR4, AR5, IR0, IR1, RS, RE

AUTHOR: PAOLO E. PAPANICOLAUS
INSTITUTION: TEXAS INSTRUMENTS
DATE: OCTOBER 13, 1987

DISCUSSION:

ENTRY POINT FOR EXECUTION : ADDRESS OF SINE TABLE

FP .SET AR3

* .GLOBAL _FFT_RL .GLOBAL _SINE

* .BSS FFTS12,1

* .BSS LOFFT,1

* .BSS INPUT,1

* .TEXT

* SINTAB .word _SINE

* INITIALIZE C FUNCTION

* _FFT_RL: PUSH FP

* LDI SP,FP

* PUSH RA

* PUSH RS

* PUSH AR4

* PUSH AR5

* LDI +FP(2),R0 : MOVE ARGUMENTS TO LOCATIONS

* ST1 RO,FFTS12 : THE NAMES IN THE PROGRAM

* LDI +FP(3),NO

* ST1 RO,BLOFFT

* LDI +FP(4),R0

* ST1 RO,BINPUT

* DO THE BIT REVERSING AT THE BEGINNING

* LDI _FFTSL1,RC : RC=N

* SUBI 1,RC : RC SHOULD BE ONE LESS THAN

* LDI _FFTSL2,IR0 : IF AR4&1

* LSH -1,IR0 : THROW AWAY THE SIZE OF FFT=N

* LDI 0,INPUT,AR0

* LDI 0,INPUT,AR1

* RPTB B1TR

* CP1 AR1,AR0 : EXCHANGE LOCATIONS ONLY

* BGE C0TR

* LDIF #AR0,RO

* :: LDF #AR1,R1

* STF R0,AR0

* STF R1,AR0

* NOP #AR1++(IRO)B

* :: CONT NOP

* B1TR NOP

* LENGTH-TWO BUTTERFLIES

* LDI 1,RC

* SUBI 0,INPUT,AR0 : AR0 POINTS TO X(1)

* LDI 1,RC : REPEAT N/2 TIMES

* SUBI 0,INPUT,AR0 : AR0 SHOULD BE ONE LESS THAN D

Appendix C3. Generic Program to Do a Radix-2 Real Inverse FFT Computation on the TMS320C30

```

APPENDIX C3
GENERIC PROGRAM TO DO A RADIX-2 REAL INVERSE FFT COMPUTATION ON THE
TMS320C20.

* THE (REAL) DATA RESIDE IN INTERNAL MEMORY. THE COMPUTATION IS DONE
* IN-PLACE. THE BIT REVERSAL IS DONE AT THE BEGINNING OF THE PROGRAM. THE
* INPUT DATA ARE STORED IN THE FOLLOWING ORDER:
* RE(0), RE(1), ..., RE(N/2), IM(N/2-1), ..., IM(1)

* THE TWIDDLE FACTORS ARE SUPPLIED IN A TABLE PUT IN A DATA SECTION. THIS
* DATA IS INCLUDED IN A SEPARATE FILE TO PRESERVE THE GENERIC NATURE OF THE
* PROGRAM. FOR THE SAME PURPOSE, THE SIZE OF THE FFT N AND LOG2(N) ARE
* DEFINED IN A GLOBAL DIRECTIVE AND SPECIFIED DURING LINKING. THE LENGTH OF
* THE TABLE IS N/4 + N/4 = N/2.

* AUTHOR: PAPACHALIS
* TEAMS INSTRUMENTS
* .GLOBAL IFFT
* .GLOBAL N
* .GLOBAL FFT_SIZE
* .GLOBAL SINE
* .GLOBAL SINE_TABLE
* .BSS INP,1024 : MEMORY WITH INPUT DATA
* .TEXT
* INITIALIZE
* .WORD IFFT
* .SPACE 100 : RESERVE 100 WORDS FOR VECTORS, ETC.
* .INITIALIZE
* .WORD N
* .WORD SINE_TABLE
* .WORD SINE
* .WORD INP
* .WORD IOP
* IFFT: LDP FFTS12
* MAIN_LOOP: LDP
* LDP I1,R0,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15,I16,I17,I18,I19,I20,I21,I22,I23,I24,I25,I26,I27,I28,I29,I30,I31,I32,I33,I34,I35,I36,I37,I38,I39,I40,I41,I42,I43,I44,I45,I46,I47,I48,I49,I50,I51,I52,I53,I54,I55,I56,I57,I58,I59,I60,I61,I62,I63,I64,I65,I66,I67,I68,I69,I70,I71,I72,I73,I74,I75,I76,I77,I78,I79,I80,I81,I82,I83,I84,I85,I86,I87,I88,I89,I90,I91,I92,I93,I94,I95,I96,I97,I98,I99,I100,I101,I102,I103,I104,I105,I106,I107,I108,I109,I110,I111,I112,I113,I114,I115,I116,I117,I118,I119,I120,I121,I122,I123,I124,I125,I126,I127,I128,I129,I130,I131,I132,I133,I134,I135,I136,I137,I138,I139,I140,I141,I142,I143,I144,I145,I146,I147,I148,I149,I150,I151,I152,I153,I154,I155,I156,I157,I158,I159,I159,I160,I161,I162,I163,I164,I165,I166,I167,I168,I169,I170,I171,I172,I173,I174,I175,I176,I177,I178,I179,I179,I180,I181,I182,I183,I184,I185,I186,I187,I188,I189,I189,I190,I191,I192,I193,I194,I195,I196,I197,I198,I199,I199,I200,I199,I201,I202,I203,I204,I205,I206,I207,I208,I209,I209,I210,I211,I212,I213,I214,I215,I216,I217,I218,I219,I219,I220,I221,I222,I223,I224,I225,I226,I227,I228,I229,I229,I230,I231,I232,I233,I234,I235,I236,I237,I238,I239,I239,I240,I241,I242,I243,I244,I245,I246,I247,I248,I249,I249,I250,I251,I252,I253,I254,I255,I256,I257,I258,I259,I259,I260,I261,I262,I263,I264,I265,I266,I267,I268,I269,I269,I270,I271,I272,I273,I274,I275,I276,I277,I278,I278,I279,I280,I281,I282,I283,I284,I285,I286,I287,I288,I288,I289,I290,I291,I292,I293,I294,I295,I296,I297,I297,I298,I299,I299,I299,I300,I301,I302,I303,I304,I305,I306,I307,I308,I308,I309,I310,I311,I312,I313,I314,I315,I316,I317,I318,I319,I319,I320,I321,I322,I323,I324,I325,I326,I327,I328,I329,I329,I330,I331,I332,I333,I334,I335,I336,I337,I338,I338,I339,I340,I341,I342,I343,I344,I345,I346,I347,I348,I349,I349,I350,I351,I352,I353,I354,I355,I356,I357,I358,I359,I359,I360,I361,I362,I363,I364,I365,I366,I367,I368,I369,I369,I370,I371,I372,I373,I374,I375,I376,I377,I378,I378,I379,I380,I381,I382,I383,I384,I385,I386,I387,I388,I388,I389,I390,I391,I392,I393,I394,I395,I396,I397,I398,I398,I399,I399,I399,I400,I399,I401,I402,I403,I404,I405,I406,I407,I408,I409,I409,I410,I411,I412,I413,I414,I415,I416,I417,I418,I419,I419,I420,I421,I422,I423,I424,I425,I426,I427,I428,I429,I429,I430,I431,I432,I433,I434,I435,I436,I437,I438,I439,I439,I440,I441,I442,I443,I444,I445,I446,I447,I448,I449,I449,I450,I451,I452,I453,I454,I455,I456,I457,I458,I459,I459,I460,I461,I462,I463,I464,I465,I466,I467,I468,I469,I469,I470,I471,I472,I473,I474,I475,I476,I477,I478,I478,I479,I480,I481,I482,I483,I484,I485,I486,I487,I488,I489,I489,I490,I491,I492,I493,I494,I495,I496,I497,I498,I499,I499,I499,I500,I499,I501,I502,I503,I504,I505,I506,I507,I508,I508,I509,I510,I511,I512,I513,I514,I515,I516,I517,I518,I519,I519,I520,I521,I522,I523,I524,I525,I526,I527,I528,I529,I529,I530,I531,I532,I533,I534,I535,I536,I537,I538,I539,I539,I540,I541,I542,I543,I544,I545,I546,I547,I548,I549,I549,I550,I551,I552,I553,I554,I555,I556,I557,I558,I559,I559,I560,I561,I562,I563,I564,I565,I566,I567,I568,I569,I569,I570,I571,I572,I573,I574,I575,I576,I577,I578,I578,I579,I580,I581,I582,I583,I584,I585,I586,I587,I588,I589,I589,I590,I591,I592,I593,I594,I595,I596,I597,I598,I598,I599,I599,I599,I600,I599,I601,I602,I603,I604,I605,I606,I607,I608,I608,I609,I610,I611,I612,I613,I614,I615,I616,I617,I618,I619,I619,I620,I621,I622,I623,I624,I625,I626,I627,I628,I629,I629,I630,I631,I632,I633,I634,I635,I636,I637,I638,I639,I639,I640,I641,I642,I643,I644,I645,I646,I647,I648,I649,I649,I650,I651,I652,I653,I654,I655,I656,I657,I658,I659,I659,I660,I661,I662,I663,I664,I665,I666,I667,I668,I669,I669,I670,I671,I672,I673,I674,I675,I676,I677,I678,I678,I679,I680,I681,I682,I683,I684,I685,I686,I687,I688,I689,I689,I690,I691,I692,I693,I694,I695,I696,I697,I698,I699,I699,I699,I700,I699,I701,I702,I703,I704,I705,I706,I707,I708,I708,I709,I710,I711,I712,I713,I714,I715,I716,I717,I718,I719,I719,I720,I721,I722,I723,I724,I725,I726,I727,I728,I729,I729,I730,I731,I732,I733,I734,I735,I736,I737,I738,I739,I739,I740,I741,I742,I743,I744,I745,I746,I747,I748,I749,I749,I750,I751,I752,I753,I754,I755,I756,I757,I758,I759,I759,I760,I761,I762,I763,I764,I765,I766,I767,I768,I769,I769,I770,I771,I772,I773,I774,I775,I776,I777,I778,I778,I779,I780,I781,I782,I783,I784,I785,I786,I787,I788,I789,I789,I790,I791,I792,I793,I794,I795,I796,I797,I798,I798,I799,I799,I799,I800,I799,I801,I802,I803,I804,I805,I806,I807,I808,I808,I809,I810,I811,I812,I813,I814,I815,I816,I817,I818,I819,I819,I820,I821,I822,I823,I824,I825,I826,I827,I828,I829,I829,I830,I831,I832,I833,I834,I835,I836,I837,I838,I839,I839,I840,I841,I842,I843,I844,I845,I846,I847,I848,I849,I849,I850,I851,I852,I853,I854,I855,I856,I857,I858,I859,I859,I860,I861,I862,I863,I864,I865,I866,I867,I868,I869,I869,I870,I871,I872,I873,I874,I875,I876,I877,I878,I878,I879,I880,I881,I882,I883,I884,I885,I886,I887,I888,I889,I889,I890,I891,I892,I893,I894,I895,I896,I897,I898,I899,I899,I899,I900,I899,I901,I902,I903,I904,I905,I906,I907,I908,I908,I909,I910,I911,I912,I913,I914,I915,I916,I917,I918,I919,I919,I920,I921,I922,I923,I924,I925,I926,I927,I928,I929,I929,I930,I931,I932,I933,I934,I935,I936,I937,I938,I939,I939,I940,I941,I942,I943,I944,I945,I946,I947,I948,I949,I949,I950,I951,I952,I953,I954,I955,I956,I957,I958,I959,I959,I960,I961,I962,I963,I964,I965,I966,I967,I968,I969,I969,I970,I971,I972,I973,I974,I975,I976,I977,I978,I978,I979,I980,I981,I982,I983,I984,I985,I986,I987,I988,I989,I989,I990,I991,I992,I993,I994,I995,I996,I997,I998,I998,I999,I999,I999,I1000,I999,I1001,I1002,I1003,I1004,I1005,I1006,I1007,I1008,I1008,I1009,I1010,I1011,I1012,I1013,I1014,I1015,I1016,I1017,I1018,I1019,I1019,I1020,I1021,I1022,I1023,I1024,I1025,I1026,I1027,I1028,I1029,I1029,I1030,I1031,I1032,I1033,I1034,I1035,I1036,I1037,I1038,I1039,I1039,I1040,I1041,I1042,I1043,I1044,I1045,I1046,I1047,I1048,I1049,I1049,I1050,I1051,I1052,I1053,I1054,I1055,I1056,I1057,I1058,I1059,I1059,I1060,I1061,I1062,I1063,I1064,I1065,I1066,I1067,I1068,I1069,I1069,I1070,I1071,I1072,I1073,I1074,I1075,I1076,I1077,I1078,I1078,I1079,I1080,I1081,I1082,I1083,I1084,I1085,I1086,I1087,I1088,I1089,I1089,I1090,I1091,I1092,I1093,I1094,I1095,I1096,I1097,I1098,I1098,I1099,I1099,I1099,I1100,I1099,I1101,I1102,I1103,I1104,I1105,I1106,I1107,I1108,I1108,I1109,I1110,I1111,I1112,I1113,I1114,I1115,I1116,I1117,I1118,I1119,I1119,I1120,I1121,I1122,I1123,I1124,I1125,I1126,I1127,I1128,I1129,I1129,I1130,I1131,I1132,I1133,I1134,I1135,I1136,I1137,I1138,I1139,I1139,I1140,I1141,I1142,I1143,I1144,I1145,I1146,I1147,I1148,I1149,I1149,I1150,I1151,I1152,I1153,I1154,I1155,I1156,I1157,I1158,I1159,I1159,I1160,I1161,I1162,I1163,I1164,I1165,I1166,I1167,I1168,I1169,I1169,I1170,I1171,I1172,I1173,I1174,I1175,I1176,I1177,I1178,I1178,I1179,I1180,I1181,I1182,I1183,I1184,I1185,I1186,I1187,I1188,I1189,I1189,I1190,I1191,I1192,I1193,I1194,I1195,I1196,I1197,I1198,I1198,I1199,I1199,I1199,I1200,I1199,I1201,I1202,I1203,I1204,I1205,I1206,I1207,I1208,I1208,I1209,I1210,I1211,I1212,I1213,I1214,I1215,I1216,I1217,I1218,I1219,I1219,I1220,I1221,I1222,I1223,I1224,I1225,I1226,I1227,I1228,I1229,I1229,I1230,I1231,I1232,I1233,I1234,I1235,I1236,I1237,I1238,I1239,I1239,I1240,I1241,I1242,I1243,I1244,I1245,I1246,I1247,I1248,I1249,I1249,I1250,I1251,I1252,I1253,I1254,I1255,I1256,I1257,I1258,I1259,I1259,I1260,I1261,I1262,I1263,I1264,I1265,I1266,I1267,I1268,I1269,I1269,I1270,I1271,I1272,I1273,I1274,I1275,I1276,I1277,I1278,I1278,I1279,I1280,I1281,I1282,I1283,I1284,I1285,I1286,I1287,I1288,I1289,I1289,I1290,I1291,I1292,I1293,I1294,I1295,I1296,I1297,I1298,I1298,I1299,I1299,I1299,I1300,I1299,I1301,I1302,I1303,I1304,I1305,I1306,I1307,I1308,I1308,I1309,I1310,I1311,I1312,I1313,I1314,I1315,I1316,I1317,I1318,I1319,I1319,I1320,I1321,I1322,I1323,I1324,I1325,I1326,I1327,I1328,I1329,I1329,I1330,I1331,I1332,I1333,I1334,I1335,I1336,I1337,I1338,I1339,I1339,I1340,I1341,I1342,I1343,I1344,I1345,I1346,I1347,I1348,I1349,I1349,I1350,I1351,I1352,I1353,I1354,I1355,I1356,I1357,I1358,I1359,I1359,I1360,I1361,I1362,I1363,I1364,I1365,I1366,I1367,I1368,I1369,I1369,I1370,I1371,I1372,I1373,I1374,I1375,I1376,I1377,I1378,I1378,I1379,I1380,I1381,I1382,I1383,I1384,I1385,I1386,I1387,I1388,I1389,I1389,I1390,I1391,I1392,I1393,I1394,I1395,I1396,I1397,I1398,I1398,I1399,I1399,I1399,I1400,I1399,I1401,I1402,I1403,I1404,I1405,I1406,I1407,I1408,I1408,I1409,I1410,I1411,I1412,I1413,I1414,I1415,I1416,I1417,I1418,I1419,I1419,I1420,I1421,I1422,I1423,I1424,I1425,I1426,I1427,I1428,I1429,I1429,I1430,I1431,I1432,I1433,I1434,I1435,I1436,I1437,I1438,I1439,I1439,I1440,I1441,I1442,I1443,I1444,I1445,I1446,I1447,I1448,I1449,I1449,I1450,I1451,I1452,I1453,I1454,I1455,I1456,I1457,I1458,I1459,I1459,I1460,I1461,I1462,I1463,I1464,I1465,I1466,I1467,I1468,I1469,I1469,I1470,I1471,I1472,I1473,I1474,I1475,I1476,I1477,I1478,I1478,I1479,I1480,I1481,I1482,I1483,I1484,I1485,I1486,I1487,I1488,I1489,I1489,I1490,I1491,I1492,I1493,I1494,I1495,I1496,I1497,I1498,I1498,I1499,I1499,I1499,I1500,I1499,I1501,I1502,I1503,I1504,I1505,I1506,I1507,I1508,I1508,I1509,I1510,I1511,I1512,I1513,I1514,I1515,I1516,I1517,I1518,I1519,I1519,I1520,I1521,I1522,I1523,I1524,I1525,I1526,I1527,I1528,I1529,I1529,I1530,I1531,I1532,I1533,I1534,I1535,I1536,I1537,I1538,I1539,I1539,I1540,I1541,I1542,I1543,I1544,I1545,I1546,I1547,I1548,I1549,I1549,I1550,I1551,I1552,I1553,I1554,I1555,I1556,I1557,I1558,I1559,I1559,I1560,I1561,I1562,I1563,I1564,I1565,I1566,I1567,I1568,I1569,I1569,I1570,I1571,I1572,I1573,I1574,I1575,I1576,I1577,I1578,I1578,I1579,I1580,I1581,I1582,I1583,I1584,I1585,I1586,I1587,I1588,I1589,I1589,I1590,I1591,I1592,I1593,I1594,I1595,I1596,I1597,I1598,I1598,I1599,I1599,I1599,I1600,I1599,I1601,I1602,I1603,I1604,I1605,I1606,I1607,I1608,I1608,I1609,I1610,I1611,I1612,I1613,I1614,I1615,I1616,I1617,I1618,I1619,I1619,I1620,I1621,I1622,I1623,I1624,I1625,I1626,I1627,I1628,I1629,I1629,I1630,I1631,I1632,I1633,I1634,I1635,I1636,I1637,I1638,I1639,I1639,I1640,I1641,I1642,I1643,I1644,I1645,I1646,I1647,I1648,I1649,I1649,I1650,I1651,I1652,I1653,I1654,I1655,I1656,I1657,I1658,I1659,I1659,I1660,I1661,I1662,I1663,I1664,I1665,I1666,I1667,I1668,I1669,I1669,I1670,I1671,I1672,I1673,I1674,I1675,I1676,I1677,I1678,I1678,I1679,I1680,I1681,I1682,I1683,I1684,I1685,I1686,I1687,I1688,I1689,I1689,I1690,I1691,I1692,I1693,I1694,I1695,I1696,I1697,I1698,I1698,I1699,I1699,I1699,I1700,I1699,I1701,I1702,I1703,I1704,I1705,I1706,I1707,I1708,I1708,I1709,I1710,I1711,I1712,I1713,I1714,I1715,I1716,I1717,I1718,I1719,I1719,I1720,I1721,I1722,I1723,I1724,I1725,I1726,I1727,I1728,I1729,I1729,I1730,I1731,I1732,I1733,I1734,I1735,I1736,I1737,I1738,I1739,I1739,I1740,I1741,I1742,I1743,I1744,I1745,I1746,I1747,I1748,I1749,I1749,I1750,I1751,I1752,I1753,I1754,I1755,I1756,I1757,I1758,I1759,I1759,I1760,I1761,I1762,I1763,I1764,I1765,I1766,I1767,I1768,I1769,I1769,I1770,I1771,I1772,I1773,I1774,I1775,I1776,I1777,I1778,I1778,I1779,I1780,I1781,I1782,I1783,I1784,I1785,I1786,I1787,I1788,I1789,I1789,I1790,I1791,I1792,I1793,I1794,I1795,I1796,I1797,I1798,I1798,I1799,I1799,I1799,I1800,I1799,I1801,I1802,I1803,I1804,I1805,I1806,I1807,I1808,I1808,I1809,I1810,I1811,I1812,I1813,I1814,I1815,I1816,I1817,I1818,I1819,I1819,I1820,I1821,I1822,I1823,I1824,I1825,I1826,I1827,I1828,I1829,I1829,I1830,I1831,I1832,I1833,I1834,I1835,I1836,I1837,I1838,I1839,I1839,I1840,I1841,I1842,I1843,I1844,I1845,I1846,I1847,I1848,I1849,I1849,I1850,I1851,I1852,I1853,I1854,I1855,I1856,I1857,I1858,I1859,I1859,I1860,I1861,I1862,I1863,I1864,I1865,I1866,I1867,I1868,I1869,I1869,I1870,I1871,I1872,I1873,I1874,I1875,I1876,I1877,I1878,I1878,I1879,I1880,I1881,I1882,I1883,I1884,I1885,I1886,I1887,I1888,I1889,I1889,I1890,I1891,I1892,I1893,I1894,I1895,I1896,I1897,I1898,I1898,I1899,I1899,I1899,I1900,I1899,I1901,I1902,I1903,I1904,I1905,I1906,I1907,I1908,I1908,I1909,I1910,I1911,I1912,I1913,I1914,I1915,I1916,I1917,I1918,I1919,I1919,I1920,I1921,I1922,I1923,I1924,I1925,I1926,I1927,I1928,I1929,I1929,I1930,I1931,I1932,I1933,I1934,I1935,I1936,I1937,I1938,I1939,I1939,I1940,I1941,I1942,I1943,I1944,I1945,I1946,I1947,I1948,I1949,I1949,I1950,I1951,I1952,I1953,I1954,I1955,I1956,I1957,I1958,I1959,I1959,I1960,I1961,I1962,I1963,I1964,I1965,I1966,I1967,I1968,I1969,I1969,I1970,I1971,I1972,I1973,I1974,I1975,I1976,I1977,I1978,I1978,I1979,I1980,I1981,I1982,I1983,I1984,I1985,I1986,I1987,I1988,I1989,I1989,I1990,I1991,I1992,I1993,I1994,I1995,I1996,I1997,I1998,I1998,I1999,I1999,I1999,I2000,I1999,I2001,I2002,I2003,I2004,I2005,I2006,I2007,I2008,I2008,I2009,I2010,I2011,I2012,I2013,I2014,I2015,I2016,I2017,I2018,I2019,I2019,I2020,I2021,I2022,I2023,I2024,I2025,I2026,I2027,I2028,I2029,I2029,I2030,I2031,I2032,I2033,I2034,I2035,I2036,I2037,I2038,I2039,I2039,I2040,I2041,I2042,I2043,I2044,I2045,I2046,I2047,I2048,I2049,I2049,I2050,I2051,I2052,I2053,I2054,I2055,I2056,I2057,I2058,I2059,I2059,I2060,I2061,I2062,I2063,I2064,I2065,I2066,I2067,I2068,I2069,I2069,I2070,I2071,I2072,I2073,I2074,I2075,I2076,I2077,I2078,I2078,I2079,I2080,I2081,I2082,I2083,I2084,I2085,I2086,I2087,I2088,I2089,I2089,I2090,I2091,I2092,I2093,I2094,I2095,I2096,I2097,I2098,I2098,I2099,I2099,I2099,I2100,I2099,I2101,I2102,I2103,I2104,I2105,I2106,I2107,I2108,I2108,I2109,I2110,I2111,I2112,I2113,I2114,I2115,I2116,I2117,I2118,I2119,I2119,I2120,I2121,I2122,I2123,I2124,I2125,I2126,I2127,I2128,I2129,I2129,I2130,I2131,I2132,I2133,I2134,I2135,I2136,I2137,I2138,I2139,I2139,I2140,I2141,I2142,I2143,I2144,I2145,I2146,I2147,I2148,I2149,I2149,I2150,I2151,I2152,I2153,I2154,I2155,I2156,I2157,I2158,I2159,I2159,I2160,I2161,I2162,I2163,I2164,I2165,I2166,I2167,I2168,I2169,I2169,I2170,I2171,I2172,I2173,I2174,I2175,I2176,I2177,I2178,I2178,I2179,I2180,I2181,I2182,I2183,I2184,I2185,I2186,I2187,I2188,I2189,I2189,I2190,I2191,I2192,I2193,I2194,I2195,I2196,I2197,I2198,I2198,I2199,I2199,I2199,I2200,I2199,I2201,I2202,I2203,I2204,I2205,I2206,I2207,I2208,I2208,I2209,I2210,I2211,I2212,I2213,I2214,I2215,I2216,I2217,I2218,I2219,I2219,I2220,I2221,I2222,I2223,I2224,I2225,I2226,I2227,I2228,I2229,I2229,I2230,I2231,I2232,I2233,I2234,I2235,I2236,I2237,I2238,I2239,I2239,I2240,I2241,I2242,I2243,I2244,I2245,I2246,I2247,I2248,I2249,I2249,I2250,I2251,I2252,I2253,I2254,I2255,I2256,I2257,I2258,I2259,I2259,I2260,I2261,I2262,I2263,I2264,I2265,I2266,I2267,I2268,I2269,I2269,I2270,I2271,I2272,I2273,I2274,I2275,I2276,I2277,I2278,I2278,I2279,I2280,I2281,I2282,I2283,I2284,I2285,I2286,I2287,I2288,I2289,I2289,I2290,I2291,I2292,I2293,I2294,I2295,I2296,I2297,I2298,I2298,I2299,I2299,I2299,I2300,I2299,I2301,I2302,I2303,I2304,I2305,I2306,I2307,I2308,I2308,I2309,I2310,I2311,I2312,I2313,I2314,I2315,I2316,I2317,I2318,I2319,I2319,I2320,I2321,I2322,I2323,I2324,I2325,I2326,I2327,I2328,I2329,I2329,I2330,I2331,I2332,I2333,I2334,I2335,I2336,I2337,I2338,I2339,I2339,I2340,I2341,I2342,I2343,I2344,I2345,I2346,I2347,I2348,I2349,I2349,I2350,I2351,I2352,I2353,I2354,I2355,I2356,I2357,I2358,I2359,I2359,I2360
```

```

* * * * * 1,15          : IF AR0<AR1
AD01    $0,0FFT1,R5      BGE    R0, #AR0, R0
CP1     $0,0FFT1,R5      LDF    LDF, #AR1,R1
BL0D   LOOP             STF    R0, #AR1
LSH    1,1R0             E=E+2
LSH    -1,1R4            NM=NM/2
LSH    -1,1R3            NC=NC/2
* * * * * LAST PASS OF THE MAIN LOOP
* * * * * LD1    $INPUT,AR0      : AR0 POINTS TO X(1)
LD1    2,1R0             TRB=2*AR2
LD1    #FFTS12,RC          : REPEAT N/2 TIMES
LSH    -2,1R0            : RC SHOULD BE ONE LESS THAN DESIRED *
SUB1   1,1RC             : RC SHOULD BE ONE LESS THAN DESIRED *
* * * * * LDIF   R0=R0,(1R0),R0      : R0=X(1+2)
RPTB   BLK2
AD0F   R0, #AR0+1,(1R0),R1      : R1=X(1)*X(1+2)
SUBF   R0, #AR0,(1R0),R1      : R1=X(1)-X(1+2)
STF    R1, #AR0,(1R0)        : X(1)=X(1)*X(1+2)
STF    R1, #AR0++           : X(1+2)=X(1)-X(1+2)
LDF    #AR0,R1              : R0=X(1+2)
PWF    2,0,1R1             : R1=2.*X(1+1)
STF    R1, #AR0,(1R0)        : X(1+1)=2.*X(1+1)
PWF    #AR0+,R1             : R1=-2.*X(1+3)
STF    R1, #AR0              : X(1+3)=2.*X(1+3)
BLK2   #AR0,(1R0),R0          : R0=X(1+2)
* * * * * LENGTH-TWO BUTTERFLIES
* * * * * LD1    $INPUT,AR0      : AR0 POINTS TO X(1)
LD1    #FFTS12,RC          : REPEAT N/2 TIMES
SUB1   1,1RC             : RC SHOULD BE ONE LESS THAN DESIRED *
* * * * * RPTB   BLK1
AD0F   R0, #AR0, #AR0+>,R0      : R0=X(1)*X(1+1)
SUBF   R0, #AR0,R1            : R1=X(1)-X(1+1)
STF    R1, #AR0++           : X(1)=X(1)*X(1+1)
STF    R1, #AR0++           : X(1+1)=X(1)-X(1+1)
* * * * * DO THE BIT REVERSING AT THE END
* * * * * LD1    #FFTS12,RC      : RC=N
SUB1   1,1R0             : RC SHOULD BE ONE LESS THAN DESIRED *
LD1    #FFTS12,1R0           : IRB=HALF THE SIZE OF FFTN/2
LSH    -1,1R0            : IRB=HALF THE SIZE OF FFTN/2
LD1    $INPUT,AR0
LD1    $INPUT,AR1
* * * * * RPTB   AR1,AR0      : XCHANGE LOCATIONS ONLY

```

Appendix D. Discrete Hartley Transform

Appendix D1. Generic Program to Do a Radix-2 Hartley Transform on the TMS320C30

```

* LD1 ADD1 1,AR1 : AR1 POINTS TO X(L1)=X(-L+1)
LD1 ADD1 R1,AR3 : AR3 POINTS TO X(L3)=X(L1+4)
LD1 ADD1 R3,AR2 : AR2 POINTS TO X(L2)=X(-L+1+4)
LD1 SUB1 2,AR2 : AR2 POINTS TO X(L4)=X(L2+4)
ADD1 R3,AR2,AR4 : AR4 POINTS TO X(L4)=X(L2+4)
LD1 ADDF #AR5++(IR1),R0 : R0=X(J)
ADDF #AR5(IR1),R0,R1 : R1=X(J)+X(L2)
SUBF R0,#+#AR5(IR1),R0 : R0=X(J)*X(L2)
STF R1,#+#AR5(IR1) : X(J)=X(J)*X(L2)
NEGF R0, #AR5 : R0=X(J)-X(L2)
LD1 ADDF #AR5++(IR1),R0 : R0=X(L4)
ADDF #AR5(IR1),R0,R1 : R1=X(L4)*X(L4)
SUBF R0,#+#AR5(IR1),R1 : R0=X(L3)-X(L4)
STF R1,#+#AR5(IR1) : X(L3)=X(L3)+X(L4)
STF R1,#+#AR5(IR1) : X(L4)=X(L3)-X(L4)

* INNERMOST LOOP
LD1 #AR511,IR1 : IR1=SEPARATION BETWEEN SIN/COS TALS
LD1 LSH -2,IR1
LD1 RA,RC
SUB1 2,RC : REPEAT NM-1 TIMES

* BLK3 #AR3 +#+#AR0(IR1),R0 : R0=X(L3)*COS
RPTB #AR4 +#+#AR0, R1 : R1=X(L1)*SIN
#P#F #AR4 +#+#AR0(IR1),R1 : R1=X(L1)*COS
#P#F #AR1,R2 : R2=X(L3)*COS*X(L4)*SIN=11
ADDF #AR3 +#+#AR0++(IR0),R0 : R0=X(L3)*SIN
SUBF R1, R0 : R0=X(L3)*SIN*X(L4)*COS=T2
SUBF #AR2,R1 : R1=X(L2)-T2
ADDF #AR2,R1,R1 : R1=X(L2)*T2
STF R1,#+#AR4- : X(L4)=X(L2)-T2
NEGF #AR1,R2,R1 : R1=X(L1)*X1
LD1 ADDF R1,#+#AR2- : X(L2)=X(L2)*X1+T2
SUBF R2,#+#AR1,R1 : R1=X(L1)-T1
STF R1,#+#AR1++ : X(L1)=X(L1)*T1
BLK3 STF R1,#+#AR3++ : X(L3)=X(L1)-T1

* SUB1 #INPUT,AR5
ADD1 R3,AR5 : AR5=1+H1
CP1 #AR511,AR5 : LOOP BACK TO THE INNER LOOP
BLTD #INPUT,AR5
ADD1 #INPUT,AR5
NEP #P
NCP #P
ADD1 1,RS
CP1 #LCODEHT,RS

```

Appendix E. Discrete Cosine Transform

Appendix E1. A Fast Cosine Transform

```

* INCLUDES LAST BUTTERFLIES AND FIRST STAGE OF BIT REVERSE ADDITIONS.
* LD1 4,IR1 ; INITIALIZE INDEX REGISTER.
* ADD1 1,IR2 ; INITAILIZE INDEX REGISTER.
* LSH -1,IR5 ; SET UP DATA POINTERS.
* ADD1 1,IR5 ; USE INITIAL VAL VALUE AS INNER LOOP
* LSH 1,IR4 ; CONTROL.
* ADD1 1,IR4 ; USE INITIAL VAL VALUE AS INNER LOOP
* LD1 IR0,IR5 ; INITIALIZE REPEAT COUNTER.
* ADD1 1,IR5 ; CONTINUE UPDATING POINTERS.
* LD1 IR0,IR5,IR6 ; CALCULATE 2^(N/2)COS(PI/4),
* ADD1 IR0,IR7,IR4 ; (1.E.-> SQR(2))/N THIS VALUE IS
* LD1 IR0,IR7 ; CALLED S, BELOW.
* ADD1 1,IR7 ; TWO BUTTERFLIES ARE CALCULATED PER
* LD1 IR0,IR7 ; LOOP.
* ADD1 1,IR7 ; TWO BUTTERFLIES ARE CALCULATED PER
* LD1 IR0,IR7 ; LOOP.

* LD1 IR0,IR1,IR0 ; SUBTRACT 1ST BUTTERFLY DATA.
* ADD1 1,IR2,IR3,IR1 ; SUBTRACT 2ND BUTTERFLY DATA.
* LD1 IR0,IR1,IR0,IR1 ; MULTIPLY 1ST SUBTRACTION RESULT
* ADD1 1,IR2,IR3,IR1 ; BY S, ADD 2ND BUTTERFLY
* LD1 IR0,IR1,IR1,IR1 ; DATA.
* ADD1 1,IR2,IR3,IR1 ; MULTIPLY 2ND SUBTRACTION RESULT
* LD1 IR1,IR4,IR1,IR1 ; BY S, ADD 1ST BUTTERFLY
* ADD1 1,IR2,IR3,IR1 ; DATA.
* LD1 IR2,IR3,IR1,IR1 ; MULTIPLY 2ND ADDITION RESULT BY
* ADD1 1,IR0,IR1 ; LOWER 1/2 OF 1ST BUTTERFLY.
* LD1 IR2,IR3,IR1,IR1 ; MULTIPLY 1ST ADDITION RESULT BY
* ADD1 1,IR0,IR1 ; LOWER 1/2 OF 2ND BUTTERFLY.
* LD1 IR2,IR3,IR1,IR1 ; MULTIPLY 2ND SUBTRACTION RESULT IN
* ADD1 1,IR0,IR1 ; LOWER 1/2 OF 2ND BUTTERFLY.
* LD1 IR2,IR3,IR1,IR1 ; ADD 2ND SUBTRACTION MULTIPLE TO 2ND
* ADD1 1,IR0,IR1 ; ADDITION MULTIPLY.
* LD1 IR2,IR3,IR1,IR1 ; SAVE 1ST ADDITION MULTIPLY IN UPPER
* ADD1 1,IR0,IR1 ; 1/2 OF BUTTERFLY.
* LD1 IR0,IR1,IR1,IR1 ; SAVE 2ND ADDITION MULTIPLY IN UPPER
* ADD1 1,IR0,IR1 ; 1/2 OF UPPER BUTTERFLY.

* LD1 IR0,IR1,IR1,IR1 ; END OF FINAL BUTTERFLY STAGE LOOP.

* LD1 IR0,IR1,IR1,IR1 ; BIT REVERSE ADDITION LOOP SERIES.

* LD1 IR0,IR1,IR1,IR1 ; THIS LOOP SERIES DOES ALL OF THE BIT REVERSE ADDITIONS AT THE END OF FAST
* COSINE TRANSFORM.

* LD1 2,IR0 ; INITIALIZE INDEX REGISTERS AND DATA
* ADD1 1,IR6,IR1 ; POINTERS FOR FINAL ADDITION
* LD1 4,IR1 ; SERIES.
* ADD1 1,IR1,IR2 ; ARE CALCULATIONS COMPLETE ?
* LD1 8,IR1 ; LAST_OUTSIDE_LOOP ; DELAYED BRANCH, IF NOT.
* LD1 IR4,IR1 ; UPDATE DATA POINTERS.
* LD1 1,IR1 ; MULTIPLY IR1 BY 2.

* LD1 IR0,IR1,IR1,IR1 ; DELAYED BRANCH TO LAST_OUTSIDE_LOOP.

* LD1 IR0,IR1,IR1,IR1 ; SET UP REPEAT COUNTER.
* ADD1 1,IR0,IR1,IR1 ; UPDATE INNER LOOP CONTROL REGISTER.
* LD1 IR0,IR1,IR1,IR1 ; USE INITIAL VAL VALUE AS INNER LOOP
* ADD1 1,IR0,IR1,IR1 ; CONTROL.
* LD1 IR0,IR1,IR1,IR1 ; USE INITIAL VAL VALUE AS INNER LOOP
* ADD1 1,IR0,IR1,IR1 ; CONTINUE UPDATING POINTERS.
* LD1 IR0,IR1,IR1,IR1 ; TWO ADDITIONS ARE DONE IN EACH LOOP.
* ADD1 1,IR0,IR1,IR1 ; ADD FIRST TWO DATA.
* ADD1 1,IR0,IR1,IR1 ; ADD SECOND TWO DATA.
* LD1 IR0,IR1,IR1,IR1 ; SAVE FIRST ADDITION.
* LD1 IR0,IR1,IR1,IR1 ; END_INSIDE;
* LD1 IR1,IR4,IR1,IR1 ; SAVE SECOND ADDITION.
* LD1 IR1,IR4,IR1,IR1 ; END_OF_INSIDE_LOOP FOR LAST_LOOP SERIES.
* ADD1 1,IR0,IR1,IR1 ; UPDATE DATA POINTERS.
* LD1 IR0,IR1,IR1,IR1 ; IS THIS LOOP COMPLETE?
* LD1 IR0,IR1,IR1,IR1 ; DELAYED BRANCH IF NOT.
* LD1 IR5,IR6 ; SET_UP_REPEAT_COUNTER.
* LD1 IR0,IR1,IR1,IR1 ; DONE_NOM.
* LD1 IR0,IR1,IR1,IR1 ; SET_REPEAT_MODE.

* LD1 IR0,IR1,IR1,IR1 ; BRANCH DELAYED TO LAST_INSIDE_LOOP.

* LD1 IR0,IR1,IR1,IR1 ; SINCE THERE ARE AN ODD NUMBER OF
* ADD1 1,IR0,IR1,IR1 ; ADDITIONS, THE FINAL ONES ARE
* LD1 IR0,IR1,IR1,IR1 ; DONE_NOM.

* LD1 IR0,IR1,IR1,IR1 ; END_OF_LAST_REPEAT_BLOCK.

* LD1 IR0,IR1,IR1,IR1 ; SET_UP_REPEAT_BLOCK.

* LD1 IR0,IR1,IR1,IR1 ; UPDATE POINTERS AND COUNTERS.
* LD1 IR0,IR1,IR1,IR1 ; UPDATE INNER LOOP CONTROL REGISTER.

```

```

* END OF LAST LOOP SERIES.
*
* MULTIPLY COEFFICIENT ZERO BY .5, IF NOT ZERO.
*
* LDF    #AR6, R0      : SET ZERO FLAG IF #AR6 = 0.
* BEQD   DONT_STORE    : IF COEFFICIENT IS ZERO, DON'T DO
*                      ; THIS.
* LSH    24, AR5        : USE INTEGER MATH FOR FLOAT DIVIDE
*                      ; BY 2.
* SUBI3 AR5, #AR6, R1
* NOP
*
* DELAYED BRANCH FROM HERE IF VALUE IS NOT TO BE STORED.
*
* STI    AR1, #AR6      : STORE, IF EXPONENT WASN'T -128.
*                      ; DONT_STORE;
*
* RETS

```

Appendix E2. A Fast Cosine Transform (Inverse Transform)

APPENDIX E2

A FAST COSINE TRANSFORM (INVERSE TRANSFORM)
BASED ON THE ALGORITHM DUTILLED BY RYENG GL LEE IN HIS ARTICLE: FIG - A
FAST COSINE TRANSFORM, PUBLISHED IN THE PROCEEDINGS OF THE IEEE 1981-
NATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, SAN
DIEGO, CA, 19-21 MARCH 1984, P 28A-314 VOL 2., 10CH1954-5(1984/0000-0299).
LEE'S ALGORITHM HAS BEEN MODIFIED TO ALLOW NATURAL ORDER TIME DOMAIN
COEFFICIENTS.

THE FREQUENCY DOMAIN COEFFICIENTS ARE IN BIT REVERSE ORDER. THIS IS AN IN PLACE CALCULATION.

卷之三

```

-91041 IFCT      : INVERSE FAST COSINE TRANSFORM ENTRY
                   : POINT.
-91042          : LENGTH OF ARRAY TO BE TRANSFORMED.
-91043          : TABLE OF COSINE COEFFICIENTS.
-91044          : TABLE OF ARRAY DATA TO BE
                   : TRANSFORMED.

```

```
    LD    R1, #00000000      ; LOAD ARRAY SIZE.
```

ADDI	A00, A07	POINT TO LAST COSTE VALUE IN TABLE.
SUBI	2, A07	
LDI	A00, I00	INITIALIZE INDEX REGISTERS FOR BIT

```

LDI    -2, IRI      ; REVERSE MULTIPLY SEQUENCE.
        ARI, IRI
        ARI, ARI      ; INITIALIZE DATA POINTERS.

```

卷之三

WJ	WJ1, WJ2	*	END OF BIT REVERSED ADDITION LOOP SERIES.
LJ	IRO, RC	*	
S[B]	2, RC	*	START OF CENTER BUTTERFLY LOOP.

```

        NOP          ADRF3    #402++(1R0)B : FIND FIRST SUM. (MAKES
        ADDF3    #401++(1R0)B, #402++(1R0)B, R0 : MIDDLE LOOP MORE EFFICIENT)
        LD1      #401, #403 : POINTERS.
        LD1      #401, #405 : ADDF3 #403++(1R0)B, #404++(1R0)B, R1 : DUMMY ADD TO UPDATE
        ADDF3    #402++(1R0)B, #403++(1R0)B, R1 : POINTERS.
        LD1      #401, #406 : UPDATE INDEX REGISTER.
        LD1      #401, #407 : TOP OF INNER MOST LOOP.
        LSH      -1, #16 : TOP OF MIDDLE LOOP.

        LE:           LDF      #403, #R3 : GET UPPER HALF OF SECOND ADDITION.
        ADDF3    #402, #402++(1R0)B, R1 : DO FIRST ADDITION.
        STF      #401, #401++(1R0)B : STORE ADDITION DONE THE LAST LOOP.
        LSH      -1, #16 : WHEN INITIALIZATION WAS DONE AND
        RPTB    END_CENTER : REPEAT.

        CENTER:      ADDF3    #402++(1R0)B, R0 : DO SECOND ADDITION.
        STF      #403, #403++(1R0)B : STORE FIRST ADDITION.

        END_OF_INNER_MOST_LOOP: ADDF3    #403++(1R1)Z, #404++(1R1)Z, R2 : DUMMY ADD TO UPDATE
        LD1      #401, #408 : POINTERS.
        LD1      #401, #409 : GET VALUE FOR LAST ADDITION.
        ADDF3    #402++(1R1)Z, #403++(1R1)Z, R2 : DUMMY ADD TO UPDATE POINTER.
        STF      #401, #401++(1R1)B : DO LAST ADDITION.
        LD1      #401++(1R1)Z, #402++(1R1)Z, R2 : STORE NEXT TO LAST ADDITION.
        ADDF3    #401++(1R1)Z, #402++(1R1)Z, R2 : DUMMY ADD TO UPDATE
        LD1      #401, #405 : POINTERS.
        LD1      #401, #405 : UPDATE REPEAT COUNTER.
        COP1      #401, #405 : IS MIDDLE LOOP COMPLETE ?
        BMED    #401, #405 : IF NOT, DO DELAYED BRANCH.
        LSH      1, #RC : IF NOT, DO DELAYED BRANCH.
        SUB1    #401, #405 : SET REPEAT MODE.

        OR      0100H, ST : (START/STOP ADDRESSES STILL OK)

        DELAY_BRANCH_FROM_HERE_TO_MIDDLE: CMP1    1, #RC : IS OUTSIDE LOOP COMPLETE ?
        BGTD    OUTSIDE : IF NOT, DO DELAYED BRANCH.
        LD1      #401, #401 : PREPARE TO UPDATE POINTERS AT TOP
        LD1      #401, #401 : LOOP.
        ADDI    #401, #401 : UPDATE INDEX REGISTER.

        DELAY_BRANCH_FROM_HERE_TO_OUTSIDE: LSH      -1, #16 : START OF CENTER BUTTERFLY LOOP.
        END_OF_BIT_REVERSED_ADDITION_LOOP_SEQUENCES: SART_OF_CENTER_BUTTERFLY_LOOP.

```

THIS LOOP INCLUDES THE LAST BIT REVERSED ADDITION STAGE, THE FIRST BUTTERFLY, AND THE COTINE MULTIPLICATIONS FOR THE SECOND BUTTERFLY SERIES.

```

THIS LOOP INCLUDES THE LAST BIT REVERSED ADDITION STAGE, THE FIRST
BUTTERFLY, AND THE COSINE MULTIPLICATIONS FOR THE SECOND BUTTERFLY
SERIES.

SUBI    3,4R2          ; UPDATE DATA POINTER FOR THIS LOOP.
LDI    8,1R1          ; INITIAIZE INDEX REGISTER.
LDI    A0,RC          ; INITIAIZE REPEAT COUNTER.
LDI    -3,RC          ; INITIAZE REPEAT COUNTER.
LSH    -4R7,-R7        ; GET COSINE PI/4.
SUBI   1,RC          ; SAME REPEAT COUNTER FOR LATER USE.
LDI    RC,4R5          ; END CENTER LOOP.

RPTB   END.CENTERLOOP; FOUR BUTTERFLIES ARE DONE EACH CYCLE
                     ; THROUGH THIS LOOP.
ADDF3 +4R2,+4R2,R4    ; BIT REVERSED ADDITION FOR 2ND
                     ; BUTTERFLY.
                     ; COSINE PI/4 TIMES LOWER HALF OF 1ST
                     ; BUTTERFLY.
RPTF3 R7,84,80          ; COSINE PI/4 TIMES LOWER HALF OF 2ND
                     ; BUTTERFLY.
ADDF3 +4R4,+4R4,R3    ; BIT REVERSED ADDITION FOR 4TH
                     ; BUTTERFLY.
                     ; ADD UPPER HALF OF 1ST BUTTERFLY.
RPTF3 +4R4,81,81          ; COSINE PI/4 TIMES LOWER HALF OF 4TH
                     ; BUTTERFLY.
ADDF3 R0,+4R2,R2          ; ADD UPPER HALF OF 2ND BUTTERFLY.
SUBF3 R5,-4R1,R5          ; SUBTRACT LOWER HALF OF 1ST
                     ; BUTTERFLY.
RPTF3 +4R7,R2,R0          ; MULTIPLY UPPER HALF OF 2ND BUTTERFLY
                     ; BY COSINE COEFFICIENT.
                     ; SUBTRACT LOWER HALF OF 2ND BUTTERFLY.
SUBF3 R0,+4R2,R2          ; STORE UPPER HALF OF 1ST BUTTERFLY.
SUBF3 R5,+4R1+1,IR11; 1
                     ; STORE LOWER HALF OF 1ST BUTTERFLY.
SUBF3 R0,+4R2,R2          ; STORE LOWER HALF OF 2ND BUTTERFLY.
RPTF3 +4R7,R7,R4          ; COSINE PI/4 TIMES LOWER HALF OF 3RD
                     ; BUTTERFLY.
RPTF3 +4R7,R2,R0          ; MULTIPLY LOWER HALF OF 2ND BUTTERFLY
                     ; BY COSINE COEFFICIENT.
                     ; SUBTRACT LOWER HALF OF 4TH
                     ; BUTTERFLY.
ADDF3 R4,-4R2,R5          ; ADD UPPER HALF OF 3RD BUTTERFLY.
                     ; BY COSINE COEFFICIENT.
RPTF3 +4R7,R2,R1          ; ADD UPPER HALF OF 4TH BUTTERFLY
                     ; BY COSINE COEFFICIENT.
ADDF3 R1,-4R4,R3          ; ADD UPPER HALF OF 4TH BUTTERFLY.
SUBF3 R4,-4R3,R4          ; SUBTRACT LOWER HALF OF 3RD
                     ; BUTTERFLY.
RPTF3 +4R7,R3,R1          ; MULTIPLY UPPER HALF OF 4TH BUTTERFLY
                     ; BY COSINE COEFFICIENT.
ADDF3 R0,-4R4,R4          ; STORE UPPER HALF OF 4TH BUTTERFLY.
SUBF3 R1,-4R2+1,IR11; 1
                     ; STORE UPPER HALF OF 3RD BUTTERFLY.
SUBF3 R5,-4R3,R5          ; STORE UPPER HALF OF 3RD BUTTERFLY.

SIF    RL,*4R4++(IR1)1; 1 ; STORE LOWER HALF OF 4TH BUTTERFLY.
SIF    RL,*4R5++(IR1)1; 1 ; STORE LOWER HALF OF 3RD BUTTERFLY.

*     SIF    :: ; START NEXT TO LAST LOOP SERIES.
*     SIF    :: ; END OF CENTER BUTTERFLY LOOP.

*     SUBI   :: ; UPDATE DATA POINTER.
*     SUBI   :: ; RELAND REPEAT COUNTER.
*     LDJ    :: ; GET COSINE COEFFICIENTS.
*     LDJ    :: ; CYCLE THROUGH THE INNER LOOP.

*     SUBI   2,4R7          ; UPDATE COSINE COEFFICIENT POINTER.
*     SUBI   1,4R7          ; UPDATE DATA POINTER.
*     LDJ    A0,RC          ; RELAND REPEAT COUNTER.
*     LDJ    -4R7,-R5        ; GET COSINE COEFFICIENTS.

*     RPTB   :: ; TWO BUTTERFLIES ARE CALCULATED
*     ENDJ.ML; ; CYCLE THROUGH THE INNER LOOP.

*     NTLLoop: ; SUBTRACT LOWER HALF OF 2ND BUTTERFLY.
*     SUBF3 +4R4,4R2,R6          ; ADD UPPER HALF OF 2ND BUTTERFLY.
*     ADDF3 +4R4,4R3,R7          ; MULTIPLY UPPER HALF OF 2ND BUTTERFLY
                     ; BY COSINE COEFFICIENT.
*     SUBF3 +4R2,4R1,R2          ; ADD UPPER HALF OF 1ST BUTTERFLY.
*     ADDF3 +4R2,4R3,R3          ; MULTIPLY LOWER HALF OF 2ND BUTTERFLY
                     ; BY COSINE COEFFICIENT.
*     SUBF3 +4R2,4R1,R3          ; ADD UPPER HALF OF 1ST BUTTERFLY.
*     ADDF3 +4R2,4R1,R2          ; STORE UPPER HALF OF 2ND BUTTERFLY.
*     SUBF3 +4R1,4R1,R1          ; STORE LOWER HALF OF 1ST BUTTERFLY.

*     ENDJ.NTL; ; END OF CENTER LOOP OF MEET TO LAST SERIES.

*     SIF    RL,*4R4++(IR1)1; 1 ; STORE LOWER HALF OF 1ST BUTTERFLY.
*     SIF    RL,*4R5++(IR1)1; 1 ; STORE LOWER HALF OF 2ND BUTTERFLY.

*     LDJ    A0,RC          ; RELAND REPEAT COUNTER.
*     LDJ    -4R7,-R5        ; GET NEW COSINE COEFFICIENTS. (FYI-
                     ; THE LAST TIME, THIS WILL FETCH
                     ; FROM MEMORY BELOW THE COSINE
                     ; TABLE.)
*     LDJ    -4R7,-R4        ; DUMMY LOOP BRANCH COMPLETED ?
                     ; IF NOT, BRANCH DELAYED.
*     BREQ  A0,MLLoop; ; HAS MIDDLE LOOP BEEN COMPLETED ?
                     ; DUMMY ADDS TO UPDATE DATA POINTERS.

```

•end

Appendix E3. FCT Cosine Tables File

```
*  
* APPENDIX E3  
*  
* FCT COSINE TABLES FILE  
*  
* TO BE LINKED WITH FCT SOURCE CODE FOR 32 POINT FCT.  
*  
* COEFFICIENTS ARE 1/(2 * COS(N*PI/2M)), WHERE N IS A NUMBER FROM 1 TO  
* M-1. M IS THE ORDER OF THE TRANSFORM.  
*  
* FOR A 32 POINT FCT, N IS IN THE FOLLOWING ORDER:  
* 1, 15, 3, 13, 5, 11, 7, 9,  
* 2, 14, 6, 10,  
* 4, 12,  
* 8  
*  
* THE LAST VALUE IN THE TABLE IS 2/M.  
*  
*  
.global COS_TAB  
.global M  
  
M .set 16  
  
.data  
  
COS_TAB  
.float 0.5024193  
.float 5.1011487  
.float 0.5224986  
.float 1.7224471  
.float 0.5669440  
.float 1.0606777  
.float 0.6468218  
.float 0.7881546  
.float 0.5097956  
.float 2.5629154  
.float 0.6013449  
.float 0.8999762  
.float 0.5411961  
.float 1.3065630  
.float 0.7071068  
.float 0.1250000  
.end
```

Appendix E4. Data File

```
*  
* APPENDIX E4  
*  
* DATA FILE  
*  
* .global COEFF  
*  
* .data  
*  
COEFF  
.float 137.0  
.float 249.0  
.float 105.0  
.float 217.0  
.float 73.0  
.float 185.0  
.float 41.0  
.float 153.0  
.float 9.0  
.float 121.0  
.float 233.0  
.float 89.0  
.float 201.0  
.float 57.0  
.float 169.0  
.float 25.0  
.end
```

Appendix F. Test Vectors, 64-Point Sine Table, Link Command File

Appendix F1. Example of a 64-Point Vector to Test the FFT Routines

APPENDIX F1 EXAMPLE OF A 64-POINT VECTOR TO TEST THE FFT ROUTINES

11

-1.5074
1.8735 - 0.2871i
-1.7611 + 0.7714i
3.2099 - 2.3541i
3.0582 - 1.3851i
3.4869 - 1.9485i
-1.0613 + 2.7811i
-0.2553 - 2.8270i
-0.3823 - 1.0607i
0.3218 + 1.3316i
-0.7163 - 1.5832i
-0.0063 + 0.3885i
-2.7719 + 0.4692i
-0.6415 + 1.1144i
0.1233 + 2.3915i
-1.7472 + 1.0213i
-0.2104 - 0.4897i
-0.2180 + 0.4726i
-1.7338 - 0.0738i
-2.4637 + 0.5842i
2.2902 - 1.5549i
-0.6366 + 0.1176i
-1.5479 - 1.4298i
0.2879 - 1.8871i
2.1622 + 1.6863i
-2.7096 - 1.2841i
-3.8171 + 0.2950i
-1.5228 + 0.7527i
0.4594 - 2.3639i
-1.0123 - 2.4689i
-1.0376 + 2.3999i
1.7780 + 2.5584i

Appendix F2. File to Be Linked with the Source Code for a 64-Point, Radix-4 FFT.

APPENDIX F2
FILE TO BE LINKED WITH THE SOURCE CODE FOR A 64-POINT RADIX-4 FFT.

Appendix F3. Link Command File

```
*  
* APPENDIX F3  
*  
*  
* LINK COMMAND FILE  
*  
* DO NOT TYPE IN THESE FIRST SEVEN LINES  
-o 12opt64.out  
12fopt.obj  
sin64.obj  
  
SECTIONS  
{  
    .text : {}  
    .data : {}  
    IN 809800h : { 12fopt.obj(IN) }  
    .bss 809C00h: {}  
}
```