

The TMS320C30 Applications Board Functional Description

APPLICATION REPORT: SPRA403

*Tony Coomes
Software Development Systems
Nat Seshan
Digital Signal Processor Products
Semiconductor Group
Texas Instruments*

Digital Signal Processing Solutions



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

The TMS320C30 Applications Board Functional Description

Abstract

This book describes the architecture of the TMS320C30 APPB (applications board), part of the TMS320C30 XDS1000 Development System. The APPB was designed to provide a basic platform for software development and a variety of interfaces to the TMS320C30. The four key interfaces used on the APPB are:

- ❑ SRAM
- ❑ EPROM
- ❑ Dual-port SRAM
- ❑ DRAM

The book provides basic functional details of the TMS320C30 APPB. Since the SRAM and EPROM interfaces on the APPB are simple, the book's discussion centers on the dual-port SRAM and RAM interfaces and includes the following topics:

- ❑ Discussion of the APPB features
- ❑ Host/TMS320C30 Interface
- ❑ Expansion interface

Supporting figures include:

- ❑ Host interface block diagram
- ❑ TMS320C30 bank addressing
- ❑ Timing diagrams
- ❑ TMS320C30 applications
- ❑ TMS320C30 Applications board



Tables included cover:

- ❑ Host I/O Memory locations for control registers
- ❑ APPB general-purpose control register bits and bit definitions

The book concludes with a series of appendices that contain source code for routines written in C. The contents of these appendices include:

- ❑ TMS320C30 applications board routines for both the PC side and the TMS320C30 side
- ❑ Memory map and description (TMS320C30 view)
- ❑ TMS320C30 software development board
- ❑ Various modules
- ❑ TMS320C30 software development schematics
- ❑ TMS320C30 SWDS DRAM module schematics



Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. New users must register with TI&ME before they can access the data sheet archive. TI&ME allows users to build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.


Introduction

This report describes the architecture of the TMS320C30 Applications Board (APPB), which is part of the TMS320C30 XDS1000 Development System. The XDS1000 is an in-circuit emulation tool for TMS320C30 hardware/software system development. The APPB was designed with two goals: to provide a basic platform for software development and to provide a variety of interfaces to the TMS320C30. There are four key interfaces used on the APPB:

- 1) SRAM
- 2) EPROM
- 3) Dual-port SRAM
- 4) DRAM

The SRAM and EPROM interfaces on the APPB are quite simple; thus, this report focuses on the dual-port SRAM and the DRAM interfaces. Figure 1 shows a basic block diagram of the APPB.

Figure 1. TMS320C30 Applications Board (APPB) Block Diagram



The APPB features include the following:

- TMS320C30/host communications via a designated, relocatable 4K-byte dual-bus SRAM memory block.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 primary bus (STRB).
- 2K-words of one wait-state EPROM for interrupt and reset vectors on the TMS320C30 primary bus.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 expansion bus (MSTRB). The SRAM can be selected in either one of two 8K-word banks.

- I/O expansion bus.
- 512K-words of DRAM on the TMS320C30 primary bus.
- Emulation port.
- IBM PC, PC/XT, PC/AT support.

The remainder of this document describes each interface in more detail.


Host/TMS320C30 Interface

The host/TMS320C30 interface is composed of two basic blocks, the dual-port SRAM and the control logic. The control logic consists of address decoding, a read/write control register, and a write-only mapping register. The control registers are mapped into the host I/O space as shown in Table 1. Figure 2 is a block diagram of the host interface.

Table 1. Host I/O Memory Locations for Control Registers

Host I/O Memory Locations	Contents
0330 – 0337	Semaphores (LSB is the only valid bit)
0338	Dual-port SRAM mapping register Q
0339	Control register R

Figure 2. Host Interface Block Diagram



One of the major problems in developing an application for a PC is finding a block of memory that does not conflict with other memory-mapped cards. To ease this problem, the dual port SRAM interface has been designed to be relocatable on 4K-byte boundaries throughout the lower 1M-bytes of host memory space. A software example of how to map the dual-port SRAM into this space is given later in this report.

Writing a value to a hardware mapping register on the APPB relocates the dual-port SRAM. When a host memory access is generated, the value in the mapping register is compared to host address bits A12–A19. If they match, a dual-port SRAM access is allowed. To ensure PC and PC/XT compatibility, the dual-port SRAM can be located only in the lower 1M-bytes of host memory.

The APPB contains one general-purpose control register. This register is broken into two four-bit nibbles. The lower nibble can be read from and written to by the host and read by the TMS320C30. The upper nibble can be read from and written to by the TMS320C30 and read by the host. The lower nibble of the control register is cleared by any reset to or from the host PC. The upper nibble of the control register is cleared by any reset to the TMS320C30. The names of the APPB control register bits and host/TMS320C30 access capabilities are given in Table 2. Table 3 gives the control register bit definitions.

Table 2. APPB General-Purpose Control Register Bits

Bit	Name	Host Access	C30 Access
0	CINT	Write/Read	Read only
1	XINTCLR	Write/Read	Read only
2	DPSEL	Write/Read	Read only
3	SWRESET	Write/Read	Read only
4	XINT	Read only	Write/Read
5	CINTCLR	Read only	Write/Read
6	MBANK	Read only	Write/Read
7	MSWAP	Read only	Write/Read

Table 3. APPB General-Purpose Control Register Bit Definitions

Bit	Name	Function
0	CINT	Clears and disables interrupts from the TMS320C30 to the host (XINT). XINTCLR must be set to 1 before the TMS320C30 can generate an interrupt to the host. The host clears and reenables XINT by writing 0, then 1 to XINTCLR. On reset, XINTCLR is read as a 0.
1	XINTCLR	Interrupt (INT0) to the TMS320C30. The host may interrupt the TMS320C30 by setting this bit to 1. The TMS320C30 clears and re-enables the CINT by writing 0, then 1 to CINTCLR. The host cannot generate an interrupt to the TMS320C30 while CINTCLR = 0. On reset, CINT is read as a 0.
2	DPSEL	Dual-port SRAM select. When this bit is set to 1, the dual-port SRAM is memory-mapped in the 4K-byte space of the host PC specified by the 8-bit value in register Q. When DPSEL = 0, the dual-port SRAM will not be mapped in the host PC's address space. On reset, DPSEL is read as a 0.
3	SWRESET	TMS320C30 SWDS soft reset. SWRESET = 0 resets the TMS320C30 SWDS. SWRESET must be set to 1 to take the SWDS out of the reset state. On reset (power on), SWRESET is read as a 0.
4	XINT	Interrupt to the host PC. The TMS320C30 may interrupt the host by setting this bit to 1. The host clears and re-enables XINT by writing 0, then 1 to XINTCLR. The TMS320C30 cannot generate an interrupt to the host while XINTCLR = 0. On reset, XINT is read as a 0.
5	CINTCLR	Clears and disables interrupts from the the host to the TMS320C30 (CINT). CINTCLR must be set to 1 before the host can generate an interrupt to the TMS320C30. The TMS320C30 clears and re-enables CINT by writing 0, then 1 to CINTCLR. On reset, CINTCLR is read as a 0.
6	MBANK	Memory bank select. The 16K-word bank of memory on the TMS320C30 parallel I/O Bus (SRAM space 1) is mapped as two overlapping banks of 8K-words each. MBANK = 0 selects the lower 8K-words, MBANK = 1 selects the upper 8K-words. On reset, MBANK is read as a 0.
7	MSWAP	Memory Swap. The MSWAP bit is used to swap the address map for EPROM and SRAM space 0. MSWAP = 0 maps the EPROM at 000000h–003FFFh and SRAM space 0 at F00000h–F03FFFh. MSWAP = 1 maps the EPROM at F00000h–F03FFFh and SRAM space 0 at 00000h–003FFFh. On reset, MSWAP is read as a 0.

The last portion of the control section contains the dual-port SRAM semaphore registers. Semaphore registers are used to coordinate communications between the host and the TMS320C30. Note that these semaphores do not provide hardware protection of the memory array. Instead, they provide a basic means (via software control) to ensure that data can be accessed from both sides of the dual-port SRAM without being corrupted. A software example that uses the semaphores is presented later in this report.

SRAM and EPROM Interfaces

There are two SRAM interfaces on the APPB: one on the primary bus and one on the expansion bus. Both are implemented with eight 16K-bit $\times$ 4, 25-ns SRAMs that provide zero wait-state TMS320C30 operation at 32 MHz. The interfaces are quite simple and consist of a set of address buffers, termination resistors, and a PAL for address decode on the primary bus. Note that the TMS320C30 address lines are routed to various components scattered around the board and then to the primary bus expansion. To prevent line reflections on the SRAM addresses, buffers have been used to isolate the SRAM.

There are two special features on the APPB that apply to the SRAM:

- 1) You can swap the memory address ranges of the EPROM and the SRAM on the primary bus by setting or clearing the MSWAP bit previously described in Table 3.
- 2) There are two 8K-word pages of memory on the expansion bus.

By swapping the EPROM and SRAM, you can load in your own interrupt and reset vectors. Otherwise, you would have to remove the EPROMs and reprogram them with your own defined interrupt/reset vectors. The following code segment sets/clears the MSWAP bit.

```
#define EPROM          0          /* select EPROM */
#define SRAM           1          /* select SRAM */

sel_mswap(mem_type)
int mem_type;
{
    char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */

    if (mem_type)    *cntlreg |= 0x80;    /* set MSWAP to 1 select SRAM */
    else            *cntlreg &= 0x7F;    /* set MSWAP to 0 select EPROM */
}
```

There are 16K-words of SRAM on the expansion bus; however, the TMS320C30 can directly access only 8K-words. Instead of wasting the unaddressable 8K-words, you can use a bank addressing bit (MBANK) in the APPB control register to select between the lower and upper 8K-word segments.

The following code segment selects the current bank of memory.

```
#define BANK0          0          /* select lower 8K */
#define BANK1          1          /* select upper8K */

sel_mbank(bank)
int bank;
{
    char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */

    if (bank)        *cntlreg |= 0x40;    /* select bank 1 */
    else            *cntlreg &= 0xBF;    /* select bank 0 */
}
```

The APPB supports 2K-words of one wait-state EPROM on the primary bus for a boot loader and operating system support. As stated earlier, this EPROM is remappable.

DRAM Interface

The APPB provides a DRAM expansion module that is connected to the TMS320C30 primary bus. Historically, DRAM interfaces to DSP devices have not been popular because of interface


difficulty and limited processor address space. The TMS320C30 supplies solutions to both of those issues with its memory interface and 16M-words address space. Two areas of the TMS320C30 memory interface are most useful for DRAM design:

- Use of bank mode
- The ability to do continuous reads while in a bank without deasserting the $\overline{\text{STRB}}$ signal

When you use these two features, it is quite simple to design a medium-speed interface to page-mode DRAMs.

The TMS320C30 DRAM module consists of four banks of memory, each bank $256\text{K} \times 32$ bits, that provide 1M-word (4M-bytes) of medium speed storage for the TMS320C30 (see Figure 3). The bank-switch function on the TMS320C30 provides fast page-mode access on back-to-back read cycles within a DRAM page. All address and control lines to the memory array are buffered and series-terminated for good signal quality. The memory array uses CAS-before-RAS refresh to reduce component count. There is no onboard refresh timer; instead, SDACK0 from the host PC provides a refresh request every 12–16 μs . The DRAM access/cycle times are summarized in Table 4.

Figure 3. TMS320C30 Bank Addressing



In Table 4, these definitions are assumed:

- Access Time – Number of clocks from $\overline{\text{STRB}}$ active to data clocked into the TMS320C30.
 Cycle time – Number of clocks between two back-to-back cycles (includes DRAM $\overline{\text{RAS}}$ precharge on non-page-mode cycles).

Table 4. TMS320C30 DRAM Access and Cycle Times

Mode	Access Time (clks)	Cycle Time (clks)
Read	3	5
Read (page mode)	3/2 [†]	2
Write	3	4

[†] First page-mode access takes 3 clocks; the following accesses take 2 clocks each.

The four banks of DRAM are mapped into the TMS320C30 memory space at the address locations shown in Table 5.

Table 5. DRAM Bank Memory Locations in the TMS320C30 Memory Space

DRAM Memory Bank No.	TMS320C30 Memory Location
0 (<u>RAS0</u> , <u>CAS0</u>)	400000H–43FFFFH
1 (<u>RAS1</u> , <u>CAS1</u>)	440000H–47FFFFH
2 (<u>RAS2</u> , <u>CAS2</u>)	480000H–4BFFFFH
3 (<u>RAS3</u> , <u>CAS3</u>)	4C0000H–4FFFFFH

Memory decode for the DRAM module is performed in two steps:

- 1) The APPB main card provides a memory select to decode the board range of 400000H–4FFFFFH.
- 2) Bank decode is then provided on the DRAM module through TMS320C30 address bits A18 and A19.

The DRAM controller consists of a pair of registered PALs, several SSI gates, and a delay line (used to time DRAM row/column address multiplexing). DRAM timing is generated from PAL UE5 (see schematics in Appendix C), while address decoding and special refresh control are provided by PAL UD5. Both PALs are clocked off of a delayed H1 clock. The DRAM controller looks for every opportunity to generate page-mode cycles to the DRAM. The TMS320C30 leaves STRB low for back-to-back reads; the DRAM controller looks for this condition and cycles CAS while holding RAS low (i.e., DRAM page-mode access). When STRB goes high, the DRAM controller will take both RAS and CAS high to prepare for a new access. For proper operation, the TMS320C30 primary bus control register (refer to the Primary Bus Control Register subsection in the *Third-Generation TMS320 User's Guide*) must be set to operate off of the external ready signal and use a maximum bank size of 512 words (refer to the the Programmable Bank Switching subsection of the *Third-Generation TMS320 User's Guide*).

Figures 4 through 6 show the timing for the various DRAM cycles.

Figure 4. Page-Mode Read-Cycle Timing Diagram




Figure 5. Single Write-Cycle Timing Diagram






Figure 6. Single Read-Cycle Timing Diagram



Expansion Interface

The APPB's two expansion connectors contain the signals from the TMS320C30 expansion port, serial ports, flag pins, etc. Each 50-pin connector (P3 and P4 of Figure 7) is composed of a dual row of 25 pins located on 0.1-inch centers. These expansion connectors provide easy connection to other hardware via standard 50-wire flat ribbon cable. Figure 6 shows the orientation of the connectors. See schematic sheet 7 of Appendix C for pinout details.

Figure 7. TMS320C30 Applications Board



Dual-Port SRAM Interface

All communications between the TMS320C30 and the host occur through the dual-port SRAM, which is 4K-bytes deep, with 8 dedicated semaphore registers. On the host side, the dual-port memory array is memory-mapped, while the semaphores are I/O-mapped. On the TMS320C30 side, the dual-port SRAM is located on the expansion bus with the memory array mapped from 0x00804000–0x00804FFF and the semaphores mapped from 0x00805FF8–0x00805FFF. The host can directly access the dual-port SRAM without having to compensate for byte-wide access limitations. However, as the TMS320C30 can do only 32-bit accesses, the upper 24 bits of a data word are undefined. The TMS320C30 must therefore format data written to and read from the dual-port SRAM. A software example is given later in this report.

While dual-port SRAMs provide an excellent means for multiprocessor communications, a certain amount of software overhead is required to coordinate data flow. As might be expected, there are numerous methods for coordinating data flow. This application report presents a set of primitives that have been developed to form a basic communications protocol. The primitives are written entirely in C and have been tested on the XDS1000 with the simple test routine provided. Remember that there are numerous ways to do a communications protocol. The method shown in this report is not the best for all applications; it is simply a method that makes good use of the capability of the dual-port SRAM.

The following are basic ideas of the communications protocol developed for this applications report.

- 1) The dual-port memory is broken into eight equal segments. The first segment is used only for control structures and command passing. The remaining seven segments are used entirely for data passing. Segment size is set to 512 bytes. The number and size of segments can be changed at compile time if desired.

- 2) Each of the seven data segments is totally independent from any other data segment. However, only one processor can own a particular segment at any given time. The TMS320C30 and host can simultaneously access the dual-port SRAM as long as both are not trying to access the same segment.
- 3) The host is the master; the TMS320C30 is the slave. The TMS320C20 polls the dual-port control segment to determine if the host has deposited a command. If a command is present, the TMS320C30 executes the command and then returns to polling.
- 4) Only the first semaphore register is used in the dual-port. Each processor uses this semaphore to gain access to the control segment. Access to the seven data memory segments are coordinated via the control structures, not the semaphores.
- 5) There are seven control structures in the control segment, one for each data segment. Each control structure consists of 22 bytes and are defined as follows:

Byte	Name	Definition
0	pflag	Buffer present (i.e., being used)
1	command	Command to execute
2	buf_stat	Status of the data buffer
3	nc	Reserved
4–7	count	Number of 32-bit words to transfer
8–11	addr	TMS320C30 to read/write data
12–21	message	Ten bytes reserved for message passing

Appendix A contains routines for the communication primitives used by the host and the TMS320C30. Appendix A1 contains routines for the PC side, Appendix A2 routines for the TMS320C30 side. Note that the routines on both sides have the same names and perform essentially the same function. Appendix A3 contains a memory map and description (TMS320C30 view). After the code has been compiled, use the following sequence to execute the test program:

- 1) Reset the XDS/1000:

```
xreset  [RETURN]
c30reset [RETURN]
```

- 2) Get into the emulator and load the TMS320C30 dual-port code.

```
emu30          [RETURN]          ; load emulator
xr              ; reset the c30
lo              'file name'      ; load the object file
xd              ; execute disconnect
[esc]           ; escape to main menu
q 'yes'         ; quit emulator
```

At this point, your dual bus code should be executing and waiting for a host input.

- 3) Execute host dual-port code.

```
'file name'
```

The host code will then print the numbers 0 through 25 to the screen.

Conclusion

This report has provided basic functional details of the TMS320C30 APPB. Because of their complexity, the DRAM and dual-port SRAM interfaces have been discussed. The features of the TMS320C30 allow it to encompass a wide range of interfaces. The TMS320C30 bank-switch mode and continuous strobe signal on back-to-back read cycles overcome traditional DSP/DRAM problems of interface difficulty and limited processor address space. A set of communications primitives routines to use with dual-port SRAM have been provided in Appendix A. These routines are written in C for ease of understanding and modification to meet individual needs.

Appendix A

TMS320C30 Application Board Routines, Memory Map and Description

- A1 TMS320C30 Application Board Routines – PC Side**
- A2 TMS320C30 Application Board Routines – TMS320C30 Side**
- A3 Memory Map and Description (TMS320C30 View)**

Appendix A1. TMS320C30 Applications Board Routines–PC Side

```

#####
% APPENDIX A1
%
% TMS320C30 APPLICATION BOARD ROUTINES - PC SIDE
%
% Texas Instruments Inc.
% 10/25/89
%
% Functions:
%
% int APBB_reset() Reset APBB
% int APBB_dpinit() Initialize APBB.
% int APBB_getsel() Get access to semaphore bit N
% int APBB_relsel() Release access to semaphore bit N
% int APBB_getctrlbit() Get a control block in DPBANK
% int APBB_relctrlbit() Release control block in DPBANK
% int APBB_getmemblk() Get a block of memory from DPBANK
% int APBB_putmemblk() Put a block of memory to DPBANK
%
% All code was compiled with Microsoft C compiler version 5.1, using the
% large model. If small model is used, then pointers used to access the
% dual port SRAM would have to be declared and used as 'far' pointers
% (i.e. 32-bit pointer). Under the large model, all pointers are
% defaulted to 32 bits.
%
%
#####
#include <stdio.h>

/*****
%
% Constant definitions for the TMS320C30 Applications Board.
%
% *****/
#define output output
#define input inp
#define SENLASE 0x0300
#define MP_REG 0x0338
#define CL_REG 0x0339
#define CINT 0x01
#define XINTCLR_ 0x02
#define DPSEL 0x04
#define SARESET 0x08
#define XINT 0x10
#define CINTCLR_ 0x20
#define PWRK 0x40
#define MAMP 0x80
#define DPBANK_CTL 0xC0000000
#define DPBANK_SEG 0xC9
#define DPBANK_MEMBASE 0xC0000020
#define DPBANK_SIZE 0x1000
#define DPBANK_BUFS 7
#define MIN_SEGS 8
#define MAX_SELTIME 10000
#define BUF_EMPTY 0
#define BUF_FULL 1
#define NOP 0x00
#define HOST_MEN_LAR 0x80
#define HOST_MEN_RD 0x81
typedef unsigned char UCHAR;
typedef unsigned short UNIT;
typedef unsigned long ULONG;
struct {
    UCHAR pflag;
    UCHAR command;
    UCHAR buf_stat;
    USHORT nc;
    ULONG count;
    ULONG addr;
    UCHAR message[10];
}DPONTIL;

```

```

/*****
 *
 * Test program.
 *
 * Sequence:
 *
 * 1) Write a block of memory to the dual port.
 * 2) Read back the block of data from the dual port.
 *
 *****/

main()
{
    uint sensor[DPRAM_BUS3];
    int i;
    ULONG memory[25], mem2array[25];
    APPB_dpint();

    for(i=0; i<25; i++) (memarray[i] = (ULONG)); mem2array[i] = 0UL;
    if(APPB_outmemblk(25UL, memarray, 0x00009900))
        printf("failed memory write\n");
    if(APPB_getmemblk(25UL, 0x00009900, mem2array))
        printf("failed memory read\n");
    for(i=0; i<25; i++) printf("value read %d\n", mem2array[i]);
    exit(0);
}

```

```

/*****
 *
 * APPB_reset(), PC side
 *
 * Reset APPB.
 *
 * Sequence:
 *
 * 1) Clear control register.
 * 2) Set SARESET_ to 1.
 *
 *****/

int APPB_reset()
{
    outport(CTL_REG, 0);
    outport(CTL_REG, SARESET_);
    return(0);
}

/*****
 *
 * APPB_dpint(), PC side
 *
 * Sequence:
 *
 * 1) Set DPRAM semaphores to 1 (free).
 * 2) Set DPRAM mapping register.
 * 3) Set DPRAM global enable bit to 1.
 *
 *****/

int APPB_dpint()
{
    int i;
    uint sender = SENLBASE;
    uchar edpram = (uchar *)DPRAM_CTL;

    for(i=0; i<8; i++) outport(sender++, 1);
    outport(MAP_REG, DPRAM_SEG);
    outport(CTL_REG, DPSEL | SARESET_);
    return(0);
}

```

```

/*****
*/
/* APPB_getsem(), PC side
*/
/* Attempts to gain access of semaphore 'semaum'.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Write 1 to semaphore.
*/
/* 2) Decrement timeout, Check for timeout = 0, or semaphore = 1.
*/
/* 3) Return pass/fail.
*/
*****/

```

```

/*****
*/
/* APPB_getsem(), PC side
*/
/* Attempts to gain access of semaphore 'semaum'.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Write 0 to semaphore.
*/
/* 2) Decrement timeout, Check for timeout = 0, or semaphore = 0.
*/
/* 3) Return pass/fail.
*/
*****/

```

```

int APPB_relses(semaum)
    UINT semaum;
{
    UINT reader = SEMLBASE + semaum;
    UINT timeout = MAX_SEM_TIME;

    outputp(reader,1);
    while( --timeout && !(inputp(reader) & 1));
    if(timeout) return(0);
    else return(-1);
}

```

```

int APPB_getsem(semaum)
    UINT semaum;
{
    UINT reader = SEMLBASE + semaum;
    UINT timeout = MAX_SEM_TIME;

    outputp(reader,0);
    while( --timeout && (inputp(reader) & 1));
    if(timeout) return(0);
    else return(-1);
}

```

```

/*****
*/
/* APPB_getctblbk(), PC side
*/
/*
*/
/* Find unused block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Search control structures for free block of memory.
*/
/* 2) If block free, set ssemum to block index, return 0.
*/
/* 3) Else, return -1 (failed to find block).
*/
/*****
*/
int APPB_getctblbk(ssemum)
    UINT ssemum;
{
    int i;
    DPCNTL *dpcntl = (DPCNTL *)DPRM_CTL;

    if (APPB_getsem(0)) return(-1);

    for (i=0; (DPRM_BUS); i++)
        if (!dpcntl[i].pflag)
        {
            dpcntl[i].pflag = 1;
            dpcntl[i].command = NOP;
            dpcntl[i].buf_stat = BUF_EMPTY;
            ssemum = i;
            if (APPB_relssem(0)) return(-1);
            else return(0);
        }

    APPB_relssem(0); return(-1);
}

```

```

/*****
*/
/* APPB_reltblbk(), PC side
*/
/*
*/
/* Release block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Null out the control structure.
*/
/* 2) Return.
*/
/*****
*/
int APPB_reltblbk(ssemum)
    UINT ssemum;
{
    int i;
    DPCNTL *dpcntl = (DPCNTL *)DPRM_CTL;

    if (APPB_getsem(0)) return(-1);
    dpcntl[ssemum].pflag = 0;
    dpcntl[ssemum].command = NOP;
    dpcntl[ssemum].buf_stat = BUF_EMPTY;
    if (APPB_relssem(0)) return(-1);
    else return(0);
}

```

```

/*****
*/
/* APPB_putmemblk(), PC side
*/
/*
*/
/* Write block of memory to the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Find free block of dual port to write memory.
*/
/* 2) Write the memory.
*/
/* 3) Write memory parameters to control block.
*/
/*****
*/
int APPB_putmemblk(cnt,src,dst)
    ULONG cnt;
    ULONG src;
    ULONG dst;
{
    DPONIL *dpcntl = (DPONIL *)DPHMLCTL;
    ULONG *dgram;
    UINT dblk;
    int i;

    if(APPB_getcttblk(dblk)) return(-1);

    dgram = (ULONG*)(DPHMLMEMBASE + (dblk * DPHML_BLK_SIZE));

    for(i=0;i<cnt;i++)
        *dgram++ = *src++;

    if(APPB_getsem(0)) return(-1);

    dpcntl->dblk->command = HOST_MEM_W;
    dpcntl->dblk->buf_stat = BUF_FULL;
    dpcntl->dblk->count = cnt;
    dpcntl->dblk->addr = dst;

    if(APPB_reisem(0)) return(-1);
}

```

```

/*****
*/
/* APPB_getmemblk(), PC side
*/
/*
*/
/* Read block of memory to the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Find free block of dual port for memory.
*/
/* 2) Write memory parameters to control block.
*/
/* 3) Wait for THS20C30 to put requested memory into the dual port.
*/
/* 4) Read data from the dual port.
*/
/* 5) Release block of dual port memory.
*/
/*****
*/
int APPB_getmemblk(cnt,src,dst)
    ULONG cnt;
    ULONG src;
    ULONG dst;
{
    DPONIL *dpcntl = (DPONIL *)DPHMLCTL;
    ULONG *dgram;
    UINT dblk;
    int i;
    UINT timeout = MAX_SEDLTIME;

    if(APPB_getcttblk(dblk)) return(-1);

    dgram = (ULONG*)(DPHMLMEMBASE + (dblk * DPHML_BLK_SIZE));

    if(APPB_getsem(0)) return(-1);

    dpcntl->dblk->command = HOST_MEM_R;
    dpcntl->dblk->buf_stat = BUF_EMPTY;
    dpcntl->dblk->count = cnt;
    dpcntl->dblk->addr = src;

    while( --timeout )
    {
        if(APPB_getsem(0) && (dpcntl->dblk->buf_stat == BUF_FULL)) break;
        if(APPB_reisem(0)) return(-1);
    }

    if(APPB_reisem(0) :: !timeout) return(-1);

    for(i=0;i<cnt;i++)
        *dst++ = *dgram++;

    if(APPB_relcttblk(dblk)) return(-1);
}

```

Appendix A2. TMS320C30 Applications Board Routines–TMS320C30 Side

```

/*****
*/
/* APPENDIX A2
*/
/*
*/
/* TMS320C30 APPLICATION BOARD ROUTINES – TMS320C30 SIDE
*/
/*
*/
/* Texas Instruments Inc.
*/
/* 10/20/89
*/
/*
*/
/* Functions:
*/
/*
*/
/* int APPR_dprint() Initialize APPR.
*/
/*
*/
/* int APPR_getsec() Get access to semaphore bit N
*/
/*
*/
/* int APPR_release() Release access to semaphore bit N
*/
/*
*/
/* int APPR_gettblbit() Get a control block in DPRAM
*/
/*
*/
/* int APPR_reltblbit() Release control block in DPRAM
*/
/*
*/
/* int APPR_gettblbit() Get a block of memory from DPRAM
*/
/*
*/
/* int APPR_puttblbit() Put a block of memory to DPRAM
*/
/*
*/
/* int APPR_getlong() Read a long int from the DPRAM
*/
/*
*/
/* int APPR_getcommand() Read a command and parameters from DPRAM
*/
/*
*/
/* All code was compiled with TMS320C30 C compiler version 2.1, using the
*/
/* small model.
*/
*/
/*****
*/
/*****
*/
/* Constant definitions for the TMS320C30 Applications Board.
*/
*/
/*****
*/
#define SEMBASE 0x00805FE8
#define CTLREG 0x00805FF7

#define CINT 0x01
#define XINTCLR_ 0x02
#define DPSEL 0x04
#define SARESET_ 0x08
#define XINT 0x10
#define CINTCLR_ 0x20
#define PSWANK 0x40
#define NSARP 0x80

#define DPRAM_CTL 0x00804000
#define DPRAM_MEMBASE 0x00804200
#define DPRAM_SIZE 0x1000
#define DPRAM_BULK 7
#define DPRAM_BULK_SIZE 512
#define NUM_SEMS 8
#define MAX_SEM_TIME 10000

#define BUF_EMPTY 0
#define BUF_FULL 1

```

```

#define NOP 0x00
#define HOST_MEM_LAR 0x80
#define HOST_MEM_LRD 0x81

typedef unsigned char UCHAR;
typedef unsigned short UINT;
typedef unsigned long ULONG;

struct
{
    UCHAR pflag;
    UCHAR command;
    UCHAR buf_stat;
    UCHAR nc;
    UCHAR count(4);
    UCHAR addr(4);
    UCHAR message(10);
}DPONTL;

typedef struct
{
    UCHAR mbits;
    UCHAR mcmd;
    ULONG mcnt;
    ULONG maddr;
}MPWMS;

```

```

/*****
*/
/* Test program, TMS320C30 side.
*/
/*
*/
/* Sequence:
*/
/*
*/
/* 1) Initialize the dual port SRAM.
*/
/* 2) Poll dual port for commands.
*/
/* 3) Execute commands as encountered.
*/
/*****
main()
{
    int i;
    MPARAMS mparms;

    APFB_dprint();

    for(i++;
    {

        APFB_getcommand(&params);
        switch(params.acmd)
        {
            case NOP: break;

            case HOST_MEM_ERR:
                APFB_getmemblk(&params.acnt, &params.maddr, &params.mblk);
                break;

            case HOST_MEM_RD:
                APFB_putmemblk(&params.acnt, &params.maddr, &params.mblk);
                break;

            default: break;

        }
    }
}

```

```

/*****
*/
/* APFB_dprint(), TMS320C30 side.
*/
/*
*/
/* Sequence:
*/
/*
*/
/* 1) Set DRAM semaphores to 1 (free).
*/
/* 2) Clear entire dual port RAM.
*/
/*****
int APFB_dprint()
{
    int i;
    UCHAR *semaddr = (UCHAR *)SEMLBASE;
    UCHAR *dgram = (UCHAR *)DGRAMLCIL;

    for(i=0; i<8; i++) *semaddr++ = 1;
    for(i=0; i<DGRAM_SIZE; i++) *dgram++ = 0;

    return(0);
}

```

```

/*****
*/
/* APPB_getsem(), TMS320C30 side */
/*
/* Attempts to gain access of semaphore 'semum' */
/*
/* Sequence */
/*
/* 1) Write 0 to semaphore.
/* 2) Wait till read a 0.
/*****
*/
int APPB_getsem(semum)
{
    UCHAR *semaddr = (UCHAR *)(&SEMBASE + semum);
    *semaddr = 0; while(*semaddr & 0UL); return(0);
}

```

```

/*****
*/
/* APPB_release(), TMS320C30 side */
/*
/* Release semaphore at 'semum' */
/*
/* Sequence */
/*
/* 1) Write 1 to semaphore.
/* 2) Wait till read 1.
/*****
*/
int APPB_release(semum)
{
    UINT semum;
    UCHAR *semaddr = (UCHAR *)(&SEMBASE + semum);
    *semaddr = 1; while(!(*semaddr & 0UL)); return(0);
}

```

```

/*****
//
// APPB_gettblblk(), TMS320C30 side.
//
// Find unused block of memory in the dual port.
// Return a 0 if successful, a -1 if failed.
//
// Sequence
//
// 1) Search control structures for free block of memory.
// 2) If block free, set ssemmu to block index, return 0.
// 3) Else, return -1 (failed to find block).
//
// APPB_gettblblk(ssemmu)
//
// *****/
int APPB_gettblblk(ssemmu)
    UINT ssemmu;
{
    int i;
    DPCNTL *dpcntl = (DPCNTL *)DPRMCTL;
    APPB_getsem(0);
    for(i=0; (DPRM_BLKSIZE++);
        if(!dpcntl[i].pflag & !UL)
        {
            dpcntl[i].pflag = 1;
            dpcntl[i].command = NOP;
            dpcntl[i].buf_stat = BUF_EMPTY;
            ssemmu = i;
            APPB_release(0); return(0);
        }
    APPB_release(0); return(-1);
}

```

```

/*****
//
// APPB_reltblblk(), TMS320C30 side.
//
// Release block of memory in the dual port.
// Return a 0 if successful, a -1 if failed.
//
// Sequence
//
// 1) Null out the control structure.
// 2) Return.
//
// APPB_reltblblk(ssemmu)
//
// *****/
int APPB_reltblblk(ssemmu)
    UINT ssemmu;
{
    int i;
    DPCNTL *dpcntl = (DPCNTL *)DPRMCTL;
    APPB_getsem(0);
    dpcntl[ssemmu].pflag = 0;
    dpcntl[ssemmu].command = NOP;
    dpcntl[ssemmu].buf_stat = BUF_EMPTY;
    APPB_release(0); return(0);
}

```

```

/*****
/
/ # APPB_getmemblk(), THIS20C30 side.
/
/ #
/ # Move block of data to dual port.
/
/ #
/ # Sequence
/
/ # 1) Move data to the dual port.
/ # 2) Set dual port buffer status to BUF_FULL.
/
/*****/
int APPB_getmemblk(cnt,src,dst,dblk)
{
    ULONG cnt;
    ULONG src;
    ULONG dst;
    ULONG dblk;

    DPONTL *pdc1 = (DPONTL *)DPONTL_CTL;
    UCHAR *pdrsrc;
    ULONG temp;
    int i,j;

    ddrsrc = (UCHAR *) (DPONTL_BUFBASE + (dblk * DPONTL_BLK_SIZE));

    for(i=0;i<cnt;i++)
    {
        temp = 0UL;
        for(j=0;j<32;j+=8) temp |= ((pdrsrc++) & 0x000000ff) << j;
        *dst++ = temp;
    }

    APPB_releaseblk(dblk); return(0);
}

/*****
/
/ # APPB_getmemblk(), THIS20C30 side.
/
/ #
/ # Move block of data to dual port.
/
/ #
/ # Sequence
/
/ # 1) Move data to the dual port.
/ # 2) Set dual port buffer status to BUF_FULL.
/
/*****/
int APPB_getmemblk(cnt,dst,det,dblk)
{
    ULONG cnt;
    ULONG dst;
    ULONG det;
    ULONG dblk;

    DPONTL *pdc1 = (DPONTL *)DPONTL_CTL;
    UCHAR *pdrsrc;
    ULONG temp;
    int i,j;

    ddrsrc = (UCHAR *) (DPONTL_BUFBASE + (dblk * DPONTL_BLK_SIZE));

    for(i=0;i<cnt;i++)
    {
        temp = 0UL;
        for(j=0;j<32;j+=8) temp |= ((pdrsrc++) & 0x000000ff) << j;
        *dst++ = temp;
    }

    APPB_releaseblk(dblk); return(0);
}

```

```

/*****
*/
/* APPB_getlong(), TMS320C30 side.
*/
/*
*/
/* Get a long word of data from the dual port.
*/
/*****
int APPB_getlong(src, dst)
    ULONG src;
    ULONG dst;
{
    int j;
    dst = 0UL;
    for(j=0; (32-j)<8) dst |= ((src++) & 0x0000000fff) << j;
    return(0);
}

```

```

/*****
*/
/* APPB_getcommand(), TMS320C30 side.
*/
/*
*/
/* Search the dual port control structures for commands.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Get access to dual port semaphore 0.
*/
/* 2) If at end of control structures, reset current_blk.
*/
/* 3) Search control structures for a command.
*/
/* 4) If found, format parameters, return.
*/
/* 5) Else, search to the end of list, return.
*/
/*****
int APPB_getcommand(mparms)
    mparms mparms;
{
    DPCTL dpctl = (DPCTL *)DPRAM_CTL;
    static int current_blk = -1;
    APPB_getsem(0);
    if(current_blk >= DPRAM_BLK(S) current_blk = -1;
    while(current_blk < DPRAM_BLK(S)
    {
        if(dpctl[current_blk].pflag & 1UL)
        {
            mparms->head = dpctl[current_blk].command & 0x0000000fff;
            mparms->blk = current_blk;
            APPB_getlong(dpctl[current_blk].count, mparms->ncnt);
            APPB_getlong(dpctl[current_blk].addr, mparms->header);
            APPB_release(0); return(0);
        }
    }
    APPB_release(0); mparms->head = NOP; return(0);
}

```

APPENDIX A3. Memory Map and Description (TMS320C30 View)

Listed below is a summary of the APPB memory map.

000000 –	003FFF	EPROM (Boot EPROM/remappable)
004000 –	3FFFFF	Unused
400000 –	4FFFFFF	DRAM space
400000 –	43FFFF	256K-word DRAM minimum configuration
440000 –	47FFFF	256K-word DRAM minimum configuration
480000 –	4BFFFF	256K-word DRAM option bank 2
4C0000 –	4FFFFFF	256K-word DRAM option bank 3
500000 –	7FFFFFF	Unused
800000 –	801FFF	SRAM space 1 (16K-byte zero wait-state SRAM)
802000 –	805FFF	Reserved by TI
804000 –	805FFF	I/O Devices
804000 –	804FFF	4K-byte dual-port SRAM
805000 –	805FF6	I/O Expansion Bus
805FF7		Control Register R
805FF8 –	805FFF	dual-port RAM Semaphores (D0 only)
806000 –	807FFF	Reserved by TI
808000 –	8097FF	Memory mapped Peripherals
809800 –	809BFF	RAM Block 0
809C00 –	809FFF	RAM Block 1
80A000 –	FFFFFF	Unused
F00000 –	F03FFF	SRAM space 0 (16K-byte zero wait-state SRAM, remappable)
F00800 –	FFFFFF	Unused

Appendix B

Modules

Appendix	Name
B1	Module U5 – TMS320C30 Software Development Board
B2	Module U6 – TMS320C30 Software Development Board
B3	Module RAMDEC – TMS320C30 Software Development Board
B4	Module RDYEN – TMS320C30 Software Development Board
B5	Module RAMCONTROL – TMS320C30 SWDS DRAM Module
B6	Module RAMDEC – TMS320C30 SWDS DRAM Module

Appendix B1. TMS320C30 Software Development Board

Module U5

title'

DWG NAME TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG # 2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR NAT SESHAN

DATE 10/01/88'

XSUC8 device 'P2018';

SA0	Pin 1;	
SA1	Pin 2;	
SA2	Pin 3;	
SA3	Pin 4;	
SA4	Pin 5;	"PC XT ADDRESS LINES – INPUTS
SA5	Pin 6;	
SA6	Pin 7;	
SA7	Pin 8;	
SA8	Pin 9;	
SA9	Pin 10;	
NSMEMW	Pin 11;	"PC XT MEMORY WRITE STROBE
GND	Pin 12;	
NSMEMR	Pin 13;	"PC XT MEMORY READ STROBE – INPUT
NSIOW	Pin 14;	"PC XT IO WRITE STROBE – INPUT
NSGBA	Pin 15;	"SDB READ STROBE – OUTPUT
NPQ	Pin 16;	"DUAL-PORT ADDRESS RANGE STROBE – INPUT
XAEN	Pin 17;	"PC XT BUS TRANSACTION DISABLE – INPUT
NRG	Pin 18;	"SDB CONTROL REGISTER R ENABLE – OUTPUT
NQG	Pin 19;	"SDB DUAL-PORT ADDRESS LATCH ENABLE – OUTPUT
NDPSEML	Pin 20;	"DUAL-PORT SEMAPHORE SELECT – OUTPUT
NDPCEL	Pin 21;	"DUAL-PORT SRAM CHIP ENABLE – OUTPUT
SGAB	Pin 22;	"HOST DATA BUS INPUT ENABLE – OUTPUT
NSIOR	Pin 23;	"PC XT IO READ STROBE – INPUT
VCC	Pin 24;	

SA = [SA9, SA8, SA7, SA6, SA5, SA4, SA3, SA2, SA1, SA0];

X = .X.;

equations

!NQG	=	!XAEN & (SA == ^h338);
!NRG	=	!XAEN & (SA == ^h339);
!NDPSEML	=	!XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3 & !NSIOW # !XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3 & !NSIOR;

```
!NDPCEL = !XAEN & !NPQ;  
SGAB    = !NSIOW & !XAEN  
        # !NSMEMW & !XAEN ;  
!NSGBA  = !XAEN & !NSIOR & (SA == ^h339)  
        # !XAEN & !NSIOR & SA9 & SA8 & !SA7 & !SA6 & SA5  
        & SA4 & !SA3  
        # !XAEN & !NSMEMR & !NPQ;
```

end U5

Appendix B2. Module U6

Module U6

title'

DWG NAME TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG # 2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR NAT SESHAN

DATE 10/01/88'

XSUF10 Device 'P20L8';

CIOA0 Pin 1;

CIOA1 Pin 2;

CIOA2 Pin 3;

CIOA3 Pin 4;

CIOA4 Pin 5;

CIOA5 Pin 6;

CIOA6 Pin 7;

CIOA7 Pin 8;

CIOA8 Pin 9;

CIOA9 Pin 10;

CIOA10 Pin 11;

GND Pin 12;

CIOA11 Pin 13;

CIOA12 Pin 14;

TIOW Pin 15;

NSRANGE Pin 16;

CIORNW Pin 17;

NFR Pin 18;

NFG Pin 19;

NDPMEMGR Pin 20;

NDPSEMGR Pin 21;

TIOR Pin 22;

NCIOSTRB Pin 23;

VCC Pin 24;

X = .X.;

C = .C.;

CIOA = [CIOA12,CIOA11,CIOA10,CIOA9,CIOA8,
CIOA7,CIOA6,CIOA5,CIOA4,CIOA3,CIOA2,CIOA1,CIOA0];

equations

!NSRANGE = !NCIOSTRB & !CIOA12
!NCIOSTRB & (CIOA >= ^h1FF7);

!NDPMEMGR = !NCIOSTRB & !CIOA12;
!NDPSEMGR = !NCIOSTRB & (CIOA >= ^h1FF8);

```

!NFG          = !NCIOSTRB & !CIORNW & (CIOA == ^h1FF7);
!NFR          = !NCIOSTRB & CIORNW & (CIOA == ^h1FF7);
!TIOR         = NCIOSTRB
               # (CIOA >= ^h1FF7)
               # !CIOA12
               # !CIORNW;

!TIOW         = NCIOSTRB
               # (CIOA >= ^h1FF7)
               # !CIOA12
               # CIORNW;

```

test_vectors

```

([CIOA, NCIOSTRB, CIORNW] ->
 [TIOR, TIOW, NSRANGE, NFG, NFR, NDPMEMGR, NDPSEMGR]);

```

READ OR WRITE TO A SEMAPHORE

```

[^h1FF8, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FF9, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFA, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFB, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFC, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFD, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFE, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFF, 0, X] -> [0, 0, 0, 1, 1, 1, 0];

```

WRITE TO F REGISTER

```

[^h1FF7, 0, 0] -> [0, 0, 0, 0, 1, 1, 1];

```

READ FROM F REGISTER

```

[^h1FF7, 0, 1] -> [0, 0, 0, 1, 0, 1, 1];

```

NCIOSTRB DISABLED

```

[ X , 1, X] -> [0, 0, 1, 1, 1, 1, 1];

```

EXTERNAL READS

```

[^b10000000000000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000011, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000101, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000110, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000111, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000001000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000001001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];

```

```

[b1000000001010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[b1000000001011, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[b1000000001100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[b1000000001101, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[b1000000001110, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[b1000000001111, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF0, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF1, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF2, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF3, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF4, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF5, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[h1FF6, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];

```

EXTERNAL IO WRITES

```

[b1000000000000, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000001, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000010, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000011, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000100, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000101, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000000111, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001000, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001001, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001010, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001011, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001100, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001101, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[b1000000001111, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF0, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF1, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF2, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF3, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF4, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF5, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[h1FF6, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];

```

test_vectors

```

([CIOA12, NCIOSTRB, CIORNW] ->
[TIOR, TIOW, NSRANGE, NFG, NFR, NDPSEMGR, NDPMEMGR]);

```

DUAL-PORT SRAM READ OR WRITE

```

[0, 0, X] -> [0, 0, 0, 1, 1, 1, 0];

```

end U6

Appendix B3. Module RAMDEC

```

module RAMDEC
title'
DWG NAME          TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG #             2554377
COMPANY           TEXAS INSTRUMENTS INCORPORATED
ENGR              TONY COOMES
DATE              10/01/88'

```

```

XSUB4      device      'P16L8';

a12         Pin 1;      "c30 address inputs
a13         Pin 2;
a14         Pin 3;
a15         Pin 4;
a16         Pin 5;
a17         Pin 6;
a18         Pin 7;
a19         Pin 8;
a20         Pin 9;
a21         Pin 11;
a22         Pin 13;
a23         Pin 14;
m_swap      Pin 15;      "sram/eprom swap bit
vss         Pin 10;

memen       Pin 18;      "dram expansion select
sram        Pin 17;      " sram select
eprom       Pin 16;      "eprom select
busen       Pin 12;      "eprom/dram data buffer select
vcc         Pin 20;

```

```

madd = [a23,a22,a21,a20,a19,a18,a17,a16,a15,a14,a13,a12];

```

equations

```

"On reset the eprom and sram maps are swapped
"      m_swap = 0      m_swap = 1
"sram   F00000-F03FFF   000000-003FFF
"eprom  000000-003FFF   F00000-F03FFF

sram    = !(((madd >= ^h000) & (madd <= ^h003) & m_swap)
          # ((madd >= ^hF00) & (madd <= ^hF03) & !m_swap));

eprom   = !(((madd >= ^h000) & (madd <= ^h003) & !m_swap)
          # ((madd >= ^hF00) & (madd <= ^hF03) & m_swap));

memen   = !((madd >= ^h400) & (madd <= ^h4FF));
busen   = !(eprom # !memen);

```

test_vectors

([madd, m_swap] -> [sram, eprom, memen, busen])

[^h000, 1] -> [0, 1, 1, 1];

[^h000, 0] -> [1, 0, 1, 0];

[^h004, 1] -> [1, 1, 1, 1];

[^hF00, 1] -> [1, 0, 1, 0];

[^hF00, 0] -> [0, 1, 1, 1];

[^hFF0, 1] -> [1, 1, 1, 1];

[^hF00, 1] -> [1, 0, 1, 0];

[^h400, 0] -> [1, 1, 0, 0];

[^h4CF, 1] -> [1, 1, 0, 0];

[^h800, 1] -> [1, 1, 1, 1];

end RAMDEC

Appendix B4. Module RDYEN

module RDYEN

title'

DWG NAME TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG # 2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR TONY COOMES

DATE 10/01/88'

XSUC3 device 'P16R4';

clk Pin 1;

busen Pin 2; "eprom/dram data bus enable

eprom Pin 3; "eprom select

strb Pin 4; "c30 strobe

rd_wr Pin 5; "c30 read/write

bhiz Pin 7; "dram expansion bus hold

oe Pin 11;

vss Pin 10;

dat_rd Pin 19; "data read enable

dat_wr Pin 18; "data write enable

prdy Pin 17; "eprom ready

epromcs Pin 12; "eprom chip select

vcc Pin 20;

c = .C.;

equations

"note: bhiz is active for 1 TMS320C30 clock cycle at the end of a dram

" access. This provides the necessary turn off time between

" dram/eprom accesses.

dat_rd = !(!busen & !strb & rd_wr & bhiz);

dat_wr = !(!busen & !strb & !rd_wr & bhiz);

epromcs = !(!busen & rd_wr & !strb & !eprom & bhiz);

prdy := !(!busen & !strb & rd_wr & prdy & !eprom & bhiz);

test_vectors

((clk, strb, busen, rd_wr, eprom, oe, bhiz]-> prdy)

[c, 1, 1, 1, 1, 0, 1]-> 1;

[c, 0, 0, 1, 0, 0, 0]-> 1;

[c, 0, 0, 1, 0, 0, 1]-> 0;

[c, 0, 0, 1, 0, 0, 1]-> 1;

[c, 0, 0, 1, 0, 0, 1]-> 0;

[c, 1, 0, 1, 0, 0, 1]-> 1;

[c, 1, 0, 1, 0, 0, 1]-> 1;

test_vectors

((strb, busen, rd_wr, eprom, bhiz]-> [dat_rd, dat_wr, epromcs])

[1, 1, 1, 1, 1]-> [1, 0, 1];

[0, 0, 1, 1, 1]-> [0, 0, 1];

[0, 0, 0, 1, 1]-> [1, 1, 1];

[0, 1, 1, 1, 1]-> [1, 0, 1];

[1, 0, 1, 1, 1]-> [1, 0, 1];

check eprom

[1, 0, 1, 0, 1]-> [1, 0, 1];

[0, 0, 1, 0, 1]-> [0, 0, 0];

[0, 0, 1, 0, 0]-> [1, 0, 1];

[0, 0, 0, 0, 1]-> [1, 1, 1];

[0, 1, 1, 0, 1]-> [1, 0, 1];

[1, 0, 1, 1, 1]-> [1, 0, 1];

end RDYEN

Appendix B5. Module RAMCONTROL

Module RAMCONTROL

title'

DWG NAME 320C30 SWDS DRAM MODULE

DWG # 2554397

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR TONY COOMES

DATE 10/01/88'

```
XDUE5      device      'P16R8';

clk         Pin 1;
refreq_     Pin 2;      "refresh request
strb_       Pin 3;      "c30 strobe
rd          Pin 4;      "c30 read/write
memen_      Pin 5;      "memory board chip select
oe_         Pin 11;     "pal output enable
vss         Pin 10;

s0          Pin 19;     "state variable
refclr      Pin 18;     "refresh clear
casen       Pin 17;     "column address strobe
ren         Pin 16;     "write strobe
rasen       Pin 15;     "row address strobe
mrdy        Pin 14;     "dram ready strobe
busact      Pin 13;     "dram bus active
s1          Pin 12;     "state variable
vcc         Pin 20;
```

"define machine states

"[refclr,rasen,casen,mrdy,busact,s0,s1];

```
idle       =    ^b1111111;
ras0       =    ^b1011111;
cas0       =    ^b1000111;
cas1       =    ^b1011101;
whld       =    ^b1111110;
trp        =    ^b1111001;
ref1       =    ^b0101111;
ref2       =    ^b0001111;
ref3       =    ^b0011111;
ref4       =    ^b1111101;

refreq     =    !refreq_;  "convert to positive logic
strb       =    !strb_;
memen      =    !memen_;
oe         =    !oe_;

c = .C.;
```

c = .C.;

output = [refclr,rasen,casen,mrdy,busact,s0,s1];

equations

ren := (!rd & !strb_); high on read, low on writes

state_diagram output

state idle:

```
case ( refreq & strb & memen) :ref1;    "ref has 1st priority
    ( refreq & strb & !memen) :ref1;
    ( refreq & !strb & memen) :ref1;
    ( refreq & !strb & !memen) :ref1;
    (!refreq & strb & memen) :ras0;
    (!refreq & strb & !memen) :idle;
    (!refreq & !strb & memen) :idle;
    (!refreq & !strb & !memen) :idle;
endcase;
```

state ras0:
goto cas0;

state cas0: "cycle cas on page mode reads
case rd :cas1;
!rd :whld;
endcase;

state cas1: "cycle cas on page mode reads
case strb & !refreq :cas0;
strb & refreq :trp ;
!strb & !refreq :trp ;
!strb & refreq :trp ;
endcase;

state whld: "wait for refreq or !strb
case strb & !refreq :whld;
strb & refreq :ref1;
!strb & !refreq :idle;
!strb & refreq :ref1;
endcase;

state trp: "cas,ras high
case refreq :ref1;
!refreq :idle;
endcase;

state ref1: "cas,refclr low
goto ref2;

state ref2: "ras low
goto ref3;

```

state    ref3:                "cas high
        goto ref4;

state    ref4:                "ras high
        goto idle;

test_vectors "page mode read, ref, page mode read
((clk,refreq, strb , rd,memen , oe ]->[output,ren])
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ras0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[trp , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref1 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref2 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref3 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ref4 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[idle , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ras0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 0, 1, 1, 1 ]->[trp , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];

test_vectors "write cycle
((clk,refreq, strb , rd, memen, oe ]->[output,ren])
[ c, 0, 0, 0, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 0, 1, 1 ]->[ras0 , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[cas0 , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 0, 0, 1, 1 ]->[idle , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];

"write cycle /ref
[ c, 0, 0, 0, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 0, 1, 1 ]->[ras0 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[cas0 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[ref1 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[ref2 , 0 ];
[ c, 1, 0, 0, 0, 1 ]->[ref3 , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[ref4 , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];

```

end RAMCONTROL

Appendix B6. Module RAMDEC

module RAMDEC

title'

DWG NAME 320C30 SWDS DRAM MODULE

DWG # 2554397

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR TONY COOMES

DATE 10/01/88'

XDUD5 device 'P16R4';

clk Pin 1;

refclr Pin 2; "clear refresh stat

a18 Pin 3; "c30 address 18

a19 Pin 4; "c30 address 19

memen Pin 5; "dram board memory enable

strb Pin 6; "c30 strobe

mux Pin 7; "address mux

oe Pin 11; "pal output enable

vss Pin 10;

ras0 Pin 17; "ras select 0

ras1 Pin 16; "ras select 1

ras2 Pin 15; "ras select 2

ras3 Pin 14; "ras select 3

rowsel Pin 13; "row address select

vcc Pin 20;

c = .C.;

equations

ras0 := !(refclr # (!a19 & !a18 & !memen & !strb));

ras1 := !(refclr # (!a19 & a18 & !memen & !strb));

ras2 := !(refclr # (a19 & !a18 & !memen & !strb));

ras3 := !(refclr # (a19 & a18 & !memen & !strb));

rowsel = mux;

test_vectors "page mode read, ref, page mode read
((clk,refclr, memen, strb, a19, a18, oe)->[ras0, ras1, ras2, ras3])

[c, 1, 1, 1, 0, 0, 0]->[1, 1, 1, 1];

[c, 1, 0, 0, 0, 0, 0]->[0, 1, 1, 1];

[c, 1, 0, 0, 0, 1, 0]->[1, 0, 1, 1];

[c, 1, 0, 0, 1, 0, 0]->[1, 1, 0, 1];

[c, 1, 0, 0, 1, 1, 0]->[1, 1, 1, 0];

[c, 1, 1, 0, 1, 1, 0]->[1, 1, 1, 1];

[c, 1, 0, 1, 1, 1, 0]->[1, 1, 1, 1];

[c, 0, 0, 1, 1, 1, 0]->[0, 0, 0, 0];

[c, 1, 0, 1, 1, 1, 0]->[1, 1, 1, 1];

[c, 0, 0, 0, 1, 1, 0]->[0, 0, 0, 0];

[c, 1, 0, 0, 1, 1, 0]->[1, 1, 1, 0];

test_vectors "rowssel

(mux -> rowssel)

1 -> 1;

0 -> 0;

end RAMDEC


Appendix C


TMS320C30 Application Board Schematics

Appendix	Title
C1	TMS320C30 Software Development Schematics
C2	TMS320C30 SWDS DRAM Module Schematics

Appendix C1. TMS320C30 Software Development Schematics

[illegible]













TEXAS
 INSTRUMENTS

DATE: 05-14-80
 DRAWN BY: [Signature]
 CHECKED BY: [Signature]
 SCALE: NONE
 SHEET: 03

MBANK STATUS6

MINOR/JU-


[3.7]
[7.7]





[3.5.8] CIDP(0:31)

[3.7] BIDP(0:12)

TEXAS INSTRUMENTS	DATE	SIZE	SCH NO	DRAWING NO	REC'D
	SEP 86	14-86	B	000000	2554377
SCALE: NONE					SHEET 04








[7]

T10D<8:31>





171 SRANCE-

171 SRANH-

CV7C164-25

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	22	A5
6	23	A6
7	24	A7
8	25	A8
9	26	A9
10	27	A10
11	28	A11
12	29	A12
13	30	A13
14	31	A14
15	32	A15
16	33	A16
17	34	A17
18	35	A18
19	36	A19
20	37	A20
21	38	A21
22	39	A22
23	40	A23
24	41	A24
25	42	A25
26	43	A26
27	44	A27
28	45	A28
29	46	A29
30	47	A30
31	48	A31
32	49	A32
33	50	A33
34	51	A34
35	52	A35
36	53	A36
37	54	A37
38	55	A38
39	56	A39
40	57	A40
41	58	A41
42	59	A42
43	60	A43
44	61	A44
45	62	A45
46	63	A46
47	64	A47
48	65	A48
49	66	A49
50	67	A50
51	68	A51
52	69	A52
53	70	A53
54	71	A54
55	72	A55
56	73	A56
57	74	A57
58	75	A58
59	76	A59
60	77	A60
61	78	A61
62	79	A62
63	80	A63
64	81	A64
65	82	A65
66	83	A66
67	84	A67
68	85	A68
69	86	A69
70	87	A70
71	88	A71
72	89	A72
73	90	A73
74	91	A74
75	92	A75
76	93	A76
77	94	A77
78	95	A78
79	96	A79
80	97	A80
81	98	A81
82	99	A82
83	100	A83
84	101	A84
85	102	A85
86	103	A86
87	104	A87
88	105	A88
89	106	A89
90	107	A90
91	108	A91
92	109	A92
93	110	A93
94	111	A94
95	112	A95
96	113	A96
97	114	A97
98	115	A98
99	116	A99
100	117	A100
101	118	A101
102	119	A102
103	120	A103
104	121	A104
105	122	A105
106	123	A106
107	124	A107
108	125	A108
109	126	A109
110	127	A110
111	128	A111
112	129	A112
113	130	A113
114	131	A114
115	132	A115
116	133	A116
117	134	A117
118	135	A118
119	136	A119
120	137	A120
121	138	A121
122	139	A122
123	140	A123
124	141	A124
125	142	A125
126	143	A126
127	144	A127
128	145	A128
129	146	A129
130	147	A130
131	148	A131
132	149	A132
133	150	A133
134	151	A134
135	152	A135
136	153	A136
137	154	A137
138	155	A138
139	156	A139
140	157	A140
141	158	A141
142	159	A142
143	160	A143
144	161	A144
145	162	A145
146	163	A146
147	164	A147
148	165	A148
149	166	A149
150	167	A150
151	168	A151
152	169	A152
153	170	A153
154	171	A154
155	172	A155
156	173	A156
157	174	A157
158	175	A158
159	176	A159
160	177	A160
161	178	A161
162	179	A162
163	180	A163
164	181	A164
165	182	A165
166	183	A166
167	184	A167
168	185	A168
169	186	A169
170	187	A170
171	188	A171
172	189	A172
173	190	A173
174	191	A174
175	192	A175
176	193	A176
177	194	A177
178	195	A178
179	196	A179
180	197	A180
181	198	A181
182	199	A182
183	200	A183
184	201	A184
185	202	A185
186	203	A186
187	204	A187
188	205	A188
189	206	A189
190	207	A190
191	208	A191
192	209	A192
193	210	A193
194	211	A194
195	212	A195
196	213	A196
197	214	A197
198	215	A198
199	216	A199
200	217	A200
201	218	A201
202	219	A202
203	220	A203
204	221	A204
205	222	A205
206	223	A206
207	224	A207
208	225	A208
209	226	A209
210	227	A210
211	228	A211
212	229	A212
213	230	A213
214	231	A214
215	232	A215
216	233	A216
217	234	A217
218	235	A218
219	236	A219
220	237	A220
221	238	A221
222	239	A222
223	240	A223
224	241	A224
225	242	A225
226	243	A226
227	244	A227
228	245	A228
229	246	A229
230	247	A230
231	248	A231
232	249	A232
233	250	A233
234	251	A234
235	252	A235
236	253	A236
237	254	A237
238	255	A238
239	256	A239
240	257	A240
241	258	A241
242	259	A242
243	260	A243
244	261	A244
245	262	A245
246	263	A246
247	264	A247
248	265	A248
249	266	A249
250	267	A250
251	268	A251
252	269	A252
253	270	A253
254	271	A254
255	272	A255
256	273	A256
257	274	A257
258	275	A258
259	276	A259
260	277	A260
261	278	A261
262	279	A262
263	280	A263
264	281	A264
265	282	A265
266	283	A266
267	284	A267
268	285	A268
269	286	A269
270	287	A270
271	288	A271
272	289	A272
273	290	A273
274	291	A274
275	292	A275
276	293	A276
277	294	A277
278	295	A278
279	296	A279
280	297	A280
281	298	A281
282	299	A282
283	300	A283
284	301	A284
285	302	A285
286	303	A286
287	304	A287
288	305	A288
289	306	A289
290	307	A290
291	308	A291
292	309	A292
293	310	A293
294	311	A294
295	312	A295
296	313	A296
297	314	A297
298	315	A298
299	316	A299
300	317	A300
301	318	A301
302	319	A302
303	320	A303
304	321	A304
305	322	A305
306	323	A306
307	324	A307
308	325	A308
309	326	A309
310	327	A310
311	328	A311
312	329	A312
313	330	A313
314	331	A314
315	332	A315
316	333	A316
317	334	A317
318	335	A318
319	336	A319
320	337	A320
321	338	A321
322	339	A322
323	340	A323
324	341	A324
325	342	A325
326	343	A326
327	344	A327
328	345	A328
329	346	A329
330	347	A330
331	348	A331
332	349	A332
333	350	A333
334	351	A334
335	352	A335
336	353	A336
337	354	A337
338	355	A338
339	356	A339
340	357	A340
341	358	A341
342	359	A342
343	360	A343
344	361	A344
345	362	A345
346	363	A346
347	364	A347
348	365	A348
349	366	A349
350	367	A350
351	368	A351
352	369	A352
353	370	A353
354	371	A354
355	372	A355
356	373	A356
357	374	A357
358	375	A358
359	376	A359
360	377	A360
361	378	A361
362	379	A362
363	380	A363
364	381	A364
365	382	A365
366	383	A366
367	384	A367
368	385	A368
369	386	A369
370	387	A370
371	388	A371
372	389	A372
373	390	A373
374	391	A374
375	392	A375
376	393	A376
377	394	A377
378	395	A378
379	396	A379
380	397	A380
381	398	A381
382	399	A382
383	400	A383
384	401	A384
385	402	A385
386	403	A386
387	404	A387
388	405	A388
389	406	A389
390	407	A390
391	408	A391
392	409	A392
393	410	A393
394	411	A394
395	412	A395
396	413	A396
397	414	A397
398	415	A398
399	416	A399
400	417	A400
401	418	A401
402	419	A402
403	420	A403
404	421	A404
405	422	A405
406	423	A406
407	424	A407
408	425	A408
409	426	A409
410	427	A410
411	428	A411
412	429	A412
413	430	A413
414	431	A414
415	432	A415
416	433	A416
417	434	A417
418	435	A418
419	436	A419
420	437	A420
421	438	A421
422	439	A422
423	440	A423
424	441	A424
425	442	A425
426	443	A426
427	444	A427
428	445	A428
429	446	A429
430	447	A430
431	448	A431





TEXAS INSTRUMENTS	DATE	SIZE	ETCH NO.	WORKING NO.
	N. Seshan	86-15-89	B	000000
SHEET		SCALE		12
1		2		3

Appendix C2. TMS320C30 SWDS DRAM Module Schematics

NOTES: UNLESS OTHERWISE SPECIFIED:

1 ALL MS. ALS. IS DEVICES ARE PREFIXED WITH AN SN74

2 UCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S.

3 PIN 14 OF ALL 14-PIN IC'S. PIN 16 OF ALL

16-PIN IC'S. PIN 20 OF ALL 20-PIN IC'S. ETC.

4 GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S.

5 PIN 7 OF ALL 14-PIN IC'S. PIN 8 OF ALL 16-PIN

IC'S. PIN 16 OF ALL 20-PIN IC'S. ETC.

6 DEVICE TYPE, PIN NUMBERS, AND REFERENCE

DESIGNATION OF GATES ARE SHOWN AS FOLLOWS:



00 AND 04 = DEVICE TYPES

1, 2, AND 3 = PIN NUMBERS

006 AND 007 = REFERENCE DESIGNATORS

6. RESISTANCE VALUES ARE IN OHMS.

7. CAPACITANCE VALUES ARE IN MICROFARADS.


COMPUTER GENERATED DRAWING : DO NOT REUSE MANUALLY

REV. NO.		DESCRIPTION		DATE		APPROVED	
1		2		3		4	
5		6		7		8	
9		10		11		12	
13		14		15		16	
17		18		19		20	
21		22		23		24	
25		26		27		28	
29		30		31		32	
33		34		35		36	
37		38		39		40	
41		42		43		44	
45		46		47		48	
49		50		51		52	
53		54		55		56	
57		58		59		60	
61		62		63		64	
65		66		67		68	
69		70		71		72	
73		74		75		76	
77		78		79		80	
81		82		83		84	
85		86		87		88	
89		90		91		92	
93		94		95		96	
97		98		99		100	

PART OR IDENTIFYING NUMBER		P A R T S		LIST		NOMENCLATURE OR DESCRIPTION	
REV. NO.	DATE	REV. NO.	DATE	REV. NO.	DATE	REV. NO.	DATE
1	07-12-88	1	07-12-88	1	07-12-88	1	07-12-88
2	07-12-88	2	07-12-88	2	07-12-88	2	07-12-88
3	07-12-88	3	07-12-88	3	07-12-88	3	07-12-88
4	07-12-88	4	07-12-88	4	07-12-88	4	07-12-88
5	07-12-88	5	07-12-88	5	07-12-88	5	07-12-88
6	07-12-88	6	07-12-88	6	07-12-88	6	07-12-88
7	07-12-88	7	07-12-88	7	07-12-88	7	07-12-88
8	07-12-88	8	07-12-88	8	07-12-88	8	07-12-88
9	07-12-88	9	07-12-88	9	07-12-88	9	07-12-88
10	07-12-88	10	07-12-88	10	07-12-88	10	07-12-88
11	07-12-88	11	07-12-88	11	07-12-88	11	07-12-88
12	07-12-88	12	07-12-88	12	07-12-88	12	07-12-88
13	07-12-88	13	07-12-88	13	07-12-88	13	07-12-88
14	07-12-88	14	07-12-88	14	07-12-88	14	07-12-88
15	07-12-88	15	07-12-88	15	07-12-88	15	07-12-88
16	07-12-88	16	07-12-88	16	07-12-88	16	07-12-88
17	07-12-88	17	07-12-88	17	07-12-88	17	07-12-88
18	07-12-88	18	07-12-88	18	07-12-88	18	07-12-88
19	07-12-88	19	07-12-88	19	07-12-88	19	07-12-88
20	07-12-88	20	07-12-88	20	07-12-88	20	07-12-88
21	07-12-88	21	07-12-88	21	07-12-88	21	07-12-88
22	07-12-88	22	07-12-88	22	07-12-88	22	07-12-88
23	07-12-88	23	07-12-88	23	07-12-88	23	07-12-88
24	07-12-88	24	07-12-88	24	07-12-88	24	07-12-88
25	07-12-88	25	07-12-88	25	07-12-88	25	07-12-88
26	07-12-88	26	07-12-88	26	07-12-88	26	07-12-88
27	07-12-88	27	07-12-88	27	07-12-88	27	07-12-88
28	07-12-88	28	07-12-88	28	07-12-88	28	07-12-88
29	07-12-88	29	07-12-88	29	07-12-88	29	07-12-88
30	07-12-88	30	07-12-88	30	07-12-88	30	07-12-88
31	07-12-88	31	07-12-88	31	07-12-88	31	07-12-88
32	07-12-88	32	07-12-88	32	07-12-88	32	07-12-88
33	07-12-88	33	07-12-88	33	07-12-88	33	07-12-88
34	07-12-88	34	07-12-88	34	07-12-88	34	07-12-88
35	07-12-88	35	07-12-88	35	07-12-88	35	07-12-88
36	07-12-88	36	07-12-88	36	07-12-88	36	07-12-88
37	07-12-88	37	07-12-88	37	07-12-88	37	07-12-88
38	07-12-88	38	07-12-88	38	07-12-88	38	07-12-88
39	07-12-88	39	07-12-88	39	07-12-88	39	07-12-88
40	07-12-88	40	07-12-88	40	07-12-88	40	07-12-88
41	07-12-88	41	07-12-88	41	07-12-88	41	07-12-88
42	07-12-88	42	07-12-88	42	07-12-88	42	07-12-88
43	07-12-88	43	07-12-88	43	07-12-88	43	07-12-88
44	07-12-88	44	07-12-88	44	07-12-88	44	07-12-88
45	07-12-88	45	07-12-88	45	07-12-88	45	07-12-88
46	07-12-88	46	07-12-88	46	07-12-88	46	07-12-88
47	07-12-88	47	07-12-88	47	07-12-88	47	07-12-88
48	07-12-88	48	07-12-88	48	07-12-88	48	07-12-88
49	07-12-88	49	07-12-88	49	07-12-88	49	07-12-88
50	07-12-88	50	07-12-88	50	07-12-88	50	07-12-88
51	07-12-88	51	07-12-88	51	07-12-88	51	07-12-88
52	07-12-88	52	07-12-88	52	07-12-88	52	07-12-88
53	07-12-88	53	07-12-88	53	07-12-88	53	07-12-88
54	07-12-88	54	07-12-88	54	07-12-88	54	07-12-88
55	07-12-88	55	07-12-88	55	07-12-88	55	07-12-88
56	07-12-88	56	07-12-88	56	07-12-88	56	07-12-88
57	07-12-88	57	07-12-88	57	07-12-88	57	07-12-88
58	07-12-88	58	07-12-88	58	07-12-88	58	07-12-88
59	07-12-88	59	07-12-88	59	07-12-88	59	07-12-88
60	07-12-88	60	07-12-88	60	07-12-88	60	07-12-88
61	07-12-88	61	07-12-88	61	07-12-88	61	07-12-88
62	07-12-88	62	07-12-88	62	07-12-88	62	07-12-88
63	07-12-88	63	07-12-88	63	07-12-88	63	07-12-88
64	07-12-88	64	07-12-88	64	07-12-88	64	07-12-88
65	07-12-88	65	07-12-88	65	07-12-88	65	07-12-88
66	07-12-88	66	07-12-88	66	07-12-88	66	07-12-88
67	07-12-88	67	07-12-88	67	07-12-88	67	07-12-88
68	07-12-88	68	07-12-88	68	07-12-88	68	07-12-88
69	07-12-88	69	07-12-88	69	07-12-88	69	07-12-88
70	07-12-88	70	07-12-88	70	07-12-88	70	07-12-88
71	07-12-88	71	07-12-88	71	07-12-88	71	07-12-88
72	07-12-88	72	07-12-88	72	07-12-88	72	07-12-88
73	07-12-88	73	07-12-88	73	07-12-88	73	07-12-88
74	07-12-88	74	07-12-88	74	07-12-88	74	07-12-88
75	07-12-88	75	07-12-88	75	07-12-88	75	07-12-88
76	07-12-88	76	07-12-88	76	07-12-88	76	07-12-88
77	07-12-88	77	07-12-88	77	07-12-88	77	07-12-88
78	07-12-88	78	07-12-88	78	07-12-88	78	07-12-88
79	07-12-88	79	07-12-88	79	07-12-88	79	07-12-88
80	07-12-88	80	07-12-88	80	07-12-88	80	07-12-88
81	07-12-88	81	07-12-88	81	07-12-88	81	07-12-88
82	07-12-88	82	07-12-88	82	07-12-88	82	07-12-88
83	07-12-88	83	07-12-88	83	07-12-88	83	07-12-88
84	07-12-88	84	07-12-88	84	07-12-88	84	07-12-88
85	07-12-88	85	07-12-88	85	07-12-88	85	07-12-88
86	07-12-88	86	07-12-88	86	07-12-88	86	07-12-88
87	07-12-88	87	07-12-88	87	07-12-88	87	07-12-88
88	07-12-88	88	07-12-88	88	07-12-88	88	07-12-88
89	07-12-88	89	07-12-88	89	07-12-88	89	07-12-88
90	07-12-88	90	07-12-88	90	07-12-88	90	07-12-88
91	07-12-88	91	07-12-88	91	07-12-88	91	07-12-88
92	07-12-88	92	07-12-88	92	07-12-88	92	07-12-88
93	07-12-88	93	07-12-88	93	07-12-88	93	07-12-88
94	07-12-88	94	07-12-88	94	07-12-88	94	07-12-88
95	07-12-88	95	07-12-88	95	07-12-88	95	07-12-88
96	07-12-88	96	07-12-88	96	07-12-88	96	07-12-88
97	07-12-88	97	07-12-88	97	07-12-88	97	07-12-88
98	07-12-88	98	07-12-88	98	07-12-88	98	07-12-88
99	07-12-88	99	07-12-88	99	07-12-88	99	07-12-88
100	07-12-88	100	07-12-88	100	07-12-88	100	07-12-88

REVISION STATUS OF SHEETS		P A R T S		LIST		NOMENCLATURE OR DESCRIPTION	
REV. NO.	DATE	REV. NO.	DATE	REV. NO.	DATE	REV. NO.	DATE
1	07-12-88	1	07-12-88	1	07-12-88	1	07-12-88
2	07-12-88	2	07-12-88	2	07-12-88	2	07-12-88
3	07-12-88	3	07-				


[22] RA51-
[23] CAS0-
[24] H00-



[68] HA<0:B>
[71] DR<0:31>

DRAW BANK 1

TEXAS INSTRUMENTS	DATE	DESIGNED BY	DRAWN BY
	07-12-88	B	880608
SCALE		NONE	
SHEET		84	



DRAM BANK 3

TEXAS INSTRUMENTS	DATE 87-12-08	SIZE B	SHEET NO. 954397	SHEET 96

