www.ti.com

DS15BA101 1.5 Gbps Differential Buffer with Adjustable Output Voltage

Check for Samples: DS15BA101

FEATURES

- Data Rates from DC to 1.5+ Gbps
- · Differential or Single-ended Input
- Adjustable Output Amplitude
- Single 3.3V Supply
- Industrial -40°C to +85°C Temperature
- Low Power: 150 mW (typ) at 1.5 Gbps
- Space-saving 3 x 3 mm WSON-8 Package

APPLICATIONS

- Cable Extension Applications
- Level Translation
- Signal Buffering and Repeating
- Security Cameras


Typical Application

DESCRIPTION

The DS15BA101 is a high-speed differential buffer for cable driving, level translation, signal buffering, and signal repeating applications. Its fully differential signal path ensures exceptional signal integrity and noise immunity and it drives both differential and single-ended transmission lines at data rates in excess of 1.5 Gbps.

Output voltage amplitude is adjustable via a single external resistor for level translation and cable driving applications into 50-ohm single-ended and 100-ohm differential mode impedances.

The DS15BA101 is powered from a single 3.3V supply and consumes 150 mW (typ) at 1.5 Gbps. It operates over the full -40°C to +85°C industrial temperature range and is available in a space saving 3x3 mm WSON-8 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

- 1.5 - C - 1.1 -		
Supply Voltage		-0.5V to 3.6V
Input Voltage (all inputs)		-0.3V to V _{CC} +0.3V
Output Current	28 mA	
Storage Temperature Range	−65°C to +150°C	
Junction Temperature	+150°C	
Lead Temperature (Soldering 4 Sec)		+260°C
Declines Thermal Decistors	θ _{JA} WSON-8	+90.7°C/W
Package Thermal Resistance	θ _{JC} WSON-8	+41.2°C/W
ESD Rating (HBM)		5 kV
ESD Rating (MM)		250V

^{(1) &}quot;Absolute Maximum Ratings" are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of "Electrical Characteristics" specifies acceptable device operating conditions.

Recommended Operating Conditions

Supply Voltage (VCC – GND):	3.3V ±5%
Operating Free Air Temperature (T _A) DS15BA101SD	-40°C to +85°C

DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)

Symbol	Parameter	Conditions	Reference	Min	Тур	Max	Units
V _{ICM}	Input Common Mode Voltage	See Note ⁽³⁾	IN+, IN-	0.8		V _{CC} – V _{ID} /2	V
V_{ID}	Differential Input Voltage Swing			100		2000	mV _{P-P}
V _{OS}	Output Common Mode Voltage		OUT+, OUT-		V _{CC} – V _{OUT} /2		V
V _{OUT}	Output Voltage	Single-ended, 25Ω load $R_{VO} = 953\Omega$ 1%,			400		mV _{P-P}
		Single-ended, 25Ω load $R_{VO} = 487\Omega$ 1%,			800		mV _{P-P}
Icc	Supply Current	See Note ⁽⁴⁾			45	49	mA

⁽¹⁾ Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to GND.

Submit Documentation Feedback

⁽²⁾ Typical values are stated for V_{CC} = +3.3V and T_A = +25°C.

⁽³⁾ Specification is ensured by characterization.

⁽⁴⁾ Maximum I_{CC} is measured at V_{CC} = +3.465V and T_A = +70°C.



AC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1).

Symbol	Parameter	Conditions	Reference	Min	Тур	Max	Units
DR_{MAX}	Maximum Data Rate	See Note ⁽²⁾	IN+, IN-	1.5	2.0		Gbps
t _{LHT}	Output Low to High Transition Time	20% – 80% (3)	OUT+, OUT-		120	220	ps
t _{HLT}	Output High to Low Transition Time				120	220	ps
t _{PLHD}	Propagation Low to High Delay	See Note ⁽²⁾		0.95	1.10	1.35	ns
t _{PHLD}	Propagation High to Low Delay	See Note ⁽²⁾		0.95	1.10	1.35	ns
t _{TJ}	Total Jitter	1.5 Gbps			26		ps _{P-P}

- Typical values are stated for V_{CC} = +3.3V and T_A = +25°C. Specification is ensured by characterization. Specification is ensured by characterization and verified by test.

CONNECTION DIAGRAM




Figure 1. 8-Pad WSON See NGQ Package

PIN DESCRIPTIONS

Pin #	Name	Description
1	IN+	Non-inverting input pin.
2	IN-	Inverting input pin.
3	GND	Circuit common (ground reference).
4	R _{VO}	Output voltage amplitude control. Connect a resistor to V _{CC} to set output voltage.
5	V _{CC}	Positive power supply (+3.3V).
6	GND	Circuit common (ground reference).
7	OUT-	Inverting output pin.
8	OUT+	Non-inverting output pin.

Product Folder Links: DS15BA101



DEVICE OPERATION

INPUT INTERFACING

The DS15BA101 accepts either differential or single-ended input. The inputs are self-biased, allowing for simple AC or DC coupling. DC-coupled inputs must be kept within the specified common-mode range. The IN+ and IN-pins are self-biased at approximately 2.1V with $V_{CC} = 3.3V$. The following three figures illustrate typical DC-coupled interface to common differential drivers.




Figure 2. Typical LVDS Driver DC-Coupled Interface to DS15BA101 Input




Figure 3. Typical CML Driver DC-Coupled Interface to DS15BA101 Input




Figure 4. Typical LVPECL Driver DC-Coupled Interface to DS15BA101 Input

OUTPUT INTERFACING

The DS15BA101 uses current mode outputs. Single-ended output levels are 400 mV_{P-P} into AC-coupled 100Ω differential cable (with R_{VO} = 953Ω) or into AC-coupled 50Ω coaxial cable (with R_{VO} = 487Ω). Output level is controlled by the value of the R_{VO} resistor connected between the R_{VO} and V_{CC}.

The R_{VO} resistor should be placed as close as possible to the R_{VO} pin. In addition, the copper in the plane layers below the R_{VO} network should be removed to minimize parasitic capacitance. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most receivers have a common mode input range that can accomodate CML signals, it is recommended to check respective receiver's datasheet prior to implementing the suggested interface implementation.

Submit Documentation Feedback






Figure 5. Typical DS15BA101 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

CABLE EXTENDER APPLICATION

The DS15BA101 together with the DS15EA101 form a cable extender chipset optimized for extending serial data streams from serializer/deserializer (SerDes) pairs and field programmable gate arrays (FPGAs) over 100Ω differential (i.e. CAT5e/6/7 and twinax) and 50Ω coaxial cables. Setting correct DS15BA101 output amplitude and proper cable termination are keys for optimal operation. The following two figures show recommended chipset configuration for 100Ω differential and 50Ω coaxial cables.




Figure 6. Cable Extender Chipset Connection Diagram for 100Ω Differential Cables




Figure 7. Cable Extender Chipset Connection Diagram for 50Ω Coaxial Cables

Submit Documentation Feedback



REFERENCE DESIGN

There is a complete reference design (P/N: DriveCable02EVK) available for evaluation of the cable extender chipset (DS15BA101 and DS15EA101). For more information, visit http://www.ti.com/tool/drivecable02evk.

Typical Performance




Figure 8. 1.5 Gbps Differential DS15BA101 Output R_{VO} = 953 Ω , H:100 ps / DIV, V:100 mV / DIV




Figure 9. 1.5 Gbps Single-ended DS15BA101 Output R_{VO} = 487 Ω , H:100 ps / DIV, V:100 mV / DIV




Figure 10. 2.0 Gbps Differential DS15BA101 Output R_{VO} = 953 $\Omega_{\rm l}$ H:100 ps / DIV, V:100 mV / DIV




Figure 11. 2.0 Gbps Single-ended DS15BA101 Output R_{VO} = 487 Ω , H:100 ps / DIV, V:100 mV / DIV





REVISION HISTORY

CI	hanges from Revision I (April 2013) to Revision J							
•	Changed layout of National Data Sheet to TI format		6					



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS15BA101SD/NOPB	ACTIVE	WSON	NGQ	8	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	BA101	Samples
DS15BA101SDE/NOPB	ACTIVE	WSON	NGQ	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	BA101	Samples
DS15BA101SDX/NOPB	ACTIVE	WSON	NGQ	8	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	BA101	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS15BA101SD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS15BA101SDE/NOPB	WSON	NGQ	8	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS15BA101SDX/NOPB	WSON	NGQ	8	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1



www.ti.com 13-May-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS15BA101SD/NOPB	WSON	NGQ	8	1000	208.0	191.0	35.0
DS15BA101SDE/NOPB	WSON	NGQ	8	250	208.0	191.0	35.0
DS15BA101SDX/NOPB	WSON	NGQ	8	4500	356.0	356.0	36.0



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated