TAS5504A 4-Channel Digital Audio PWM Processor

Data Manual



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Literature Number: SLES169B February 2006–Revised June 2009



Contents

1	Introd	luction.		7
	1.1	Feature	S	7
	1.2	Overvie	w	8
	1.3	Change	s From the TAS5504 to the TAS5504A	9
	1.4	Physica	l Characteristics	<u>11</u>
		1.4.1	Terminal Assigments	<u>11</u>
		1.4.2	Ordering Information	11
		1.4.3	TERMINAL FUNCTIONS	
	1.4.4	TAS550	4A Functional Description	
			Power Supply	
			Clock, PLL, and Serial Data Interface	
			1.4.4.2.1 Serial Audio Interface	
		1443	I ² C Serial Control Interface.	
			Device Control	
			Digital Audio Processor (DAP)	
		1.4.4.5	1.4.4.5.1 TAS5504A Audio-Processing Configurations.	
	4 4 5	TACEE0	1.4.4.5.2 TAS5504A Audio Signal-Processing Functions	
	1.4.5		4A DAP Architecture	
		1.4.5.1	TAS5504A DAP Architecture Diagrams	
		1.4.5.2	I ² C Coefficient Number Formats	
			1.4.5.2.1 28-Bit 5.23 Number Format	
			1.4.5.2.2 48-Bit 25.23 Number Format	
			1.4.5.2.3 TAS5504A Audio Processing	
	1.4.6	-	ossbar Mixer	
	1.4.7	•	Filters	
	1.4.8		d Treble Controls	
	1.4.9		, Automute, and Mute	
			Automute and Mute Channel Controls	
	1.4.10	Loudne	ess Compensation	25
		1.4.10.1	Loudness Example	<u>26</u>
	1.4.11	Dynam	ic Range Control (DRC)	<u>27</u>
		1.4.11.1	DRC Implementation	30
		1.4.11.2	Compression/Expansion Coefficient Computation Engine Parameters	<u>31</u>
			1.4.11.2.1 Threshold Parameter Computation	<u>32</u>
			1.4.11.2.2 Offset Parameter Computation	32
			1.4.11.2.3 Slope Parameter Computations	
	1.4.12	Output	Mixer	
		-		
			DC Blocking (High-Pass Enable/Disable)	
			De-Emphasis Filter	
			Power-Supply Volume Control (PSVC)	
			AM Interference Avoidance	
2	TA550		ntrols and Status	
_	2.1		us Registers	
	2.1	2.1.1	· ·	
			General Status Register (0x01)	
	0.0	2.1.2	Error Status Register (0x02)	
	2.2		4A Pin Controls	
		2.2.1	Reset (RESET)	
		2.2.2	Power Down (PDN)	
		2.2.3	Back-End Error (BKND_ERR)	
		2.2.4	Speaker/Headphone Selector (HP_SEL)	<u>41</u>



www.ti.com

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009

2.3 Device Configuration Controls			2.2.5	Mute (MUTE)	11
2.3.1 Channel Configuration Registers		2.3	_		
2.3.2 Headphone Configuration Registers		2.3		· ·	
2.3.4 Audio System Configurations 42			-		
2.3.4 Recovery from Clock Error. 43					
2.3.5 Power-Supply Volume-Control Enable 2.3.6 Volume and Mute Update Rate 4.2 2.3.7 Modulation Index Limit 4.3 2.3.7 Modulation Index Limit 4.3 2.4 Master Clock and Serial Data Rate Controls 4.4 2.4.1 PLL Operation 4.4 2.5 Bank Controls 4.4 2.5 Bank Controls 4.5 2.5.1 Manual Bank Selection 4.5 2.5.2 Automatic Bank Selection 4.5 2.5.2 Automatic Bank Selection 4.5 2.5.2 Automatic Bank Selection 4.5 2.5.3 Bank Selection 4.5 2.5.5 Bank Switch I's Fineline 4.6 2.5.5 Bank Switch I's Fineline 4.6 2.5.5 Bank Switching Example 1 4.6 2.5.5 Bank Switching Example 1 4.6 2.5.5 Bank Switching Example 2 4.5 2.5.6 Bank Switching Example 3 4.5 2.5.6 Bank Switching Example 4 4.5 2.5.6 Bank Switching Example 4 4.5 2.5.6 3.1 Absolute Maximum Ratings 4.5 3.1 Absolute Maximum Ratings 4.5 3.2 Dissipation Rating Table (High-k Board, 105°C Junction) 4.5 3.3 Dynamic Performance at Recommended Operating Conditions 4.5 3.4 Recommended Operating Conditions 4.5 3.5 Electrical Characteristics 4.5 3.7 Switching Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices 3.7.4 Recommended PC Pullup Resistors 5.5 3.7.5 Reset Timing (RESET) 5.5 3.7.6 Power-Down (PDN) Timing 5.5 3.7.8 Mute Timing (RESET) 5.5 3.7.9 Headphone Select (FIP SEL) 5.5 3.7.9 Headphone Select (FIP SEL) 5.5 3.7.10 Volume Control 5.5 3.7.10 Volume Control 5.5 3.7.10 Volume Control 5.5 3.8.3 Right-Dustries (FIRSE) 5.5 3.7.10 Volume Control 5.5 3.7.10 Volume Control 5.5 3.7.10 Volume Control 5.5 3.7.1				·	
2.3.6 Volume and Mute Update Rate				•	
2.4.1 Modulation Index Limit. 44 2.4 Master Clock and Serial Data Rate Controls. 44 2.5 Bank Controls. 44 2.5 Bank Controls. 44 2.5 Bank Controls. 44 2.5 Bank Controls. 45 2.5.1 Manual Bank Selection 45 2.5.2 Automatic Bank Selection 45 2.5.2 Automatic Bank Selection 45 2.5.3 Bank Set . 45 2.5.3 Bank Set . 45 2.5.4 Bank-Switch Timeline . 46 2.5.5 Bank Switching Example 1 . 46 2.5.5 Bank Switching Example 2 . 46 3.1 Absolute Maximum Ratings 43 3.1 Absolute Maximum Ratings 43 3.2 Dissipation Rating Table (High-k Board 105°C Junction) . 48 3.3 Dynamic Performance at Recommended Operating Conditions at 25°C . 48 3.4 Recommended Operating Conditions . 48 3.5 Electrical Characteristics . 49 3.7 Switching Characteristics . 49 3.7.1 Clock Signals . 49 3.7.2 Serial Audio Port . 49 3.7.3 TAS5504A Bius-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I°C-Bus Devices . 37.4.1 Recommended I°C Pullup Resistors . 50 3.7.5 Reset Timing (RESET) . 50 3.7.6 Power-Down (PDN) Timing . 50 3.7.7 Back-End Error (BKND_ERR) . 50 3.7.8 Back-End Error (BKND_ERR) . 50 3.7.9 Headphone Select (HP_SEL) . 50 3.7.1 Volume Control . 50 3.8 Berial Audio Interface Control and Timing . 50 3.8.1 I 2°S Timing . 50 3.8.2 Left-Justified Timing . 50 3.8.3 Right-Justified Timing . 50 4.1 General I°C Operation . 50 4.2 Single- Byte Write . 60 4.3 Multiple-Byte Transfers . 50 4.4 Multiple-Byte Transfers . 50 4.7 Multiple-Byte Write . 60 4.7 Multiple-Byte Write . 60 4.7 Multiple-Byte Read . 60 4.8 Single-Byte Read . 60 4.7 Multiple-Byte Read . 60 4.7 Multiple-Byte Read . 60 4.8 Single-Byte Read . 60 4.8 Single-Byte Read . 60 4.8 Single-Byte Read . 60 4.9 Multiple-Byte Read . 60 4.0 Single-Byte Read . 60 4.0 Single-Byte Read . 60 4.0 Single-Byte Re					
2.4 Master Clock and Serial Data Rate Controls				·	
2.4 PLL Operation.					
2.5		2.4			
2.5.1 Manual Bank Selection 45		0.5		·	
2.5.2 Automatic Bank Selection 2.5.2.1 Coefficient Write Operations While Automatic Bank Switch Is Enabled 2.5.3 Bank Set 4		2.5			
2.5.2.1 Coefficient Write Operations While Automatic Bank Switch Is Enabled. 45			-		
2.5.3 Bank Set			2.5.2		
2.5.4 Bank-Switch Timeline 46				·	
2.5.5 Bank Switching Example 1 46					
2.5.6 Bank Switching Example 2 46			-		
Selectrical Specifications 48				· ·	
3.1 Absolute Maximum Ratings	_				
3.2 Dissipation Rating Table (High-k Board, 105°C Junction)	3		•		
3.3 Dynamic Performance at Recommended Operating Conditions at 25°C. 48 3.4 Recommended Operating Conditions. 48 3.5 Electrical Characteristics. 48 3.6 PWM Operation. 49 3.7 Switching Characteristics. 49 3.7.1 Clock Signals. 49 3.7.2 Serial Audio Port. 50 3.7.3 TAS5504A Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices 50 3.7.4 TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices 51 3.7.4.1 Recommended I²C Pullup Resistors 52 3.7.5 Reset Timing (RESET) 53 3.7.6 Power-Down (PDN) Timing 53 3.7.7 Back-End Error (BKND_ERR) 54 3.7.8 Mute Timing (MUTE) 55 3.7.10 Volume Control 55 3.8.1 I²S Timing 56 3.8.2 Left-Justified Timing 56 3.8.1 I²S Timing 57 3.8.2 Left-Justified Timing 57 3.8.3 Serial Audio Interface Control and Timing 56 3.8.1 General I²C Operation 55 4.2 Single-Byte Write 66 4.3 Single-Byte Write 66 4.4 Multiple-Byte Write 66 4.5 Incremental Multiple-Byte Write 66 4.7 Multiple-Byte Read 66		3.1		· · · · · · · · · · · · · · · · · · ·	
3.4 Recommended Operating Conditions			-		
3.5 Electrical Characteristics 49			3.3		
3.6 PWM Operation			-		
3.7 Switching Characteristics 49 3.7.1 Clock Signals 45 3.7.2 Serial Audio Port 50 3.7.3 TAS5504A Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus Devices 50 3.7.4 TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus Devices 51 3.7.4.1 Recommemded I ² C Pullup Resistors 52 3.7.5 Reset Timing (RESET) 53 3.7.6 Power-Down (PDN) Timing 53 3.7.7 Back-End Error (BKND_ERR) 54 3.7.8 Mute Timing (MUTE) 54 3.7.9 Headphone Select (HP_SEL) 55 3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.2 Left-Justified Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 58 3.8.3 Right-Justified Timing 59 4.1 General I ² C Operation 59 4.1 General I ² C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.5 Incremental Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62 4.7 Multiple-Byte Multiple-Byte Multiple-Byte Read 62 4.7 Multiple-Byte Multiple					
3.7.1 Clock Signals				·	
3.7.2 Serial Audio Port			3.7		
3.7.3 TAS5504A Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus Devices 5. 3.7.4 TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus Devices 5. 3.7.4.1 Recommemded I ² C Pullup Resistors 5. 3.7.5 Reset Timing (RESET) 5. 3.7.6 Power-Down (PDN) Timing 5. 3.7.7 Back-End Error (BKND_ERR) 5. 3.7.8 Mute Timing (MUTE) 5. 3.7.9 Headphone Select (HP_SEL) 5. 3.7.10 Volume Control 5. 3.8 Serial Audio Interface Control and Timing 5. 3.8.1 I ² S Timing 5. 3.8.2 Left-Justified Timing 5. 3.8.3 Right-Justified Timing 5. 4.1 General I ² C Operation 5. 4.2 Single- and Multiple-Byte Transfers 5. 4.3 Single-Byte Write 6. 4.4 Multiple-Byte Write 6. 4.5 Incremental Multiple-Byte Write 6. 4.6 Single-Byte Read 6.			3.7.1	Clock Signals	<u>49</u>
Devices 3.7.4 TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus Devices 5.1 3.7.4.1 Recommemded I ² C Pullup Resistors 5.2 3.7.5 Reset Timing (RESET) 5.3 3.7.6 Power-Down (PDN) Timing 5.3 3.7.7 Back-End Error (BKND_ERR) 5.4 3.7.8 Mute Timing (MUTE) 5.4 3.7.9 Headphone Select (HP_SEL) 5.5 3.7.10 Volume Control 5.5 3.8 Serial Audio Interface Control and Timing 5.6 3.8.1 I ² S Timing 5.6 3.8.2 Left-Justified Timing 5.7 3.8.3 Right-Justified Timing 5.7 3.8.3 Right-Justified Timing 5.7 3.8.3 Right-Justified Timing 5.8 4.1 General I ² C Operation 5.9 4.1 General I ² C Operation 5.9 4.2 Single- and Multiple-Byte Transfers 5.9 4.3 Single-Byte Write 6.0 4.4 Multiple-Byte Write 6.1 4.6 Single-Byte Read 6.1 4.7 Multiple-Byte Read 6.1 4.7 Multiple-Byte Read 6.1 4.7 Multiple-Byte Read 6.2 6			3.7.2		<u>50</u>
Devices 3.7.4.1 Recommemded I ² C Pullup Resistors 52 3.7.5 Reset Timing (RESET) 53 3.7.6 Power-Down (PDN) Timing 53 3.7.7 Back-End Error (BKND_ERR) 54 3.7.8 Mute Timing (MUTE) 54 3.7.9 Headphone Select (HP_SEL) 55 3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.1 I ² S Timing 56 3.8.2 Left-Justified Timing 56 3.8.2 Left-Justified Timing 56 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 58 3.8.1 I General I ² C Operation 59 4.1 General I ² C Operation 59 4.1 General I ² C Operation 59 4.1 General I ² C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 62 4.7 Multiple-Byte Read 62 62 62 62 62 62 62 6			3.7.3		50
3.7.4.1 Recommemded I ² C Pullup Resistors 52 3.7.5 Reset Timing (RESET) 53 3.7.6 Power-Down (PDN) Timing 53 3.7.7 Back-End Error (BKND_ERR) 54 3.7.8 Mute Timing (MUTE) 54 3.7.9 Headphone Select (HP_SEL) 55 3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.1 I ² S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 57 4.1 General I ² C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.7.4	TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I ² C-Bus	
3.7.5 Reset Timing (RESET)					
3.7.6 Power-Down (PDN) Timing 53 3.7.7 Back-End Error (BKND_ERR) 54 3.7.8 Mute Timing (MUTE) 54 3.7.9 Headphone Select (HP_SEL) 55 3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.1 I²S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 57 3.8.3 Right-Justified Timing 57 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62				3.7.4.1 Recommemded I ² C Pullup Resistors	<u>52</u>
3.7.7 Back-End Error (BKND_ERR) 54			3.7.5		
3.7.8 Mute Timing (MUTE) 54 3.7.9 Headphone Select (HP_SEL) 55 3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.1 I 2S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.7.6	Power-Down (PDN) Timing	<u>53</u>
3.7.9 Headphone Select (HP_SEL) 55			3.7.7	Back-End Error (BKND_ERR)	<u>54</u>
3.7.10 Volume Control 55 3.8 Serial Audio Interface Control and Timing 56 3.8.1 I²S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.7.8		
3.8 Serial Audio Interface Control and Timing 56 3.8.1 I²S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.7.9	Headphone Select (HP_SEL)	<u>55</u>
3.8.1 I²S Timing 56 3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.7.10	Volume Control	<u>55</u>
3.8.2 Left-Justified Timing 57 3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.8	Serial Audio Interface Control and Timing	<u>56</u>
3.8.3 Right-Justified Timing 58 4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.8.1	I ² S Timing	<u>56</u>
4 I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 59 4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.8.2	Left-Justified Timing	<u>57</u>
4.1 General I²C Operation 59 4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62			3.8.3	Right-Justified Timing	<u>58</u>
4.2 Single- and Multiple-Byte Transfers 59 4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62	4	I ² C Se	erial Co	ntrol Interface (Slave Addresses 0x36 and 0x37)	<u>59</u>
4.3 Single-Byte Write 60 4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62		4.1	General	I I ² C Operation	<u>59</u>
4.4 Multiple-Byte Write 60 4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62		4.2	Single-	and Multiple-Byte Transfers	<u>59</u>
4.5 Incremental Multiple-Byte Write 61 4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62		4.3	Single-E	Byte Write	<u>60</u>
4.6 Single-Byte Read 61 4.7 Multiple-Byte Read 62		4.4	Multiple	-Byte Write	<u>60</u>
4.7 Multiple-Byte Read		4.5	Increme	ental Multiple-Byte Write	<u>61</u>
•		4.6	Single-E	Byte Read	<u>61</u>
5 Serial Control I ² C Register Summary		4.7	Multiple-	-Byte Read	<u>62</u>
	5	Serial	Contro	ol I ² C Register Summary	<u>63</u>

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009



SLLST	OSD-I LDI	WWW.II.	COIII
6	Serial	Control Interface Register Definitions	67
	6.1	Clock Control Register (0x00)	
	6.2	General Status Register 0 (0x01)	
	6.3	System Control Register 1 (0x03)	68
	6.4	System Control Register 2 (0x04)	
	6.5	Channel Configuration Control Registers (0x05, 0x06, 0x0B, and 0x0C)	
	6.6	Headphone Configuration Control Register (0x0D)	
	6.7	Serial Data Interface Control Register (0x0E)	
	6.8	Soft-Mute Register (0x0F)	<u>70</u>
	6.9	Automute Control Register (0x14)	<u>71</u>
	6.10	Automute PWM Threshold and Back-End Reset Period (0x15)	72
	6.11	Modulation Index Limit Register (0x16)	<u>73</u>
	6.12	Bank Switching Command Register (0x40)	
	6.13	Input Mixer Registers (0x41, 0x42, 0x47, 0x48, Channels 1–4)	
	6.14	Bass Management Registers (0x49–0x50)	
	6.15	Biquad Filter Registers (0x51–0x88)	<u>77</u>
	6.16	Bass and Treble Bypass Register (0x89–0x90, Channels 1–4)	77
	6.17	Loudness Registers (0x91–0x95)	<u>78</u>
	6.18	DRC1 Control (0x96, Channels 1–3)	<u>78</u>
	6.19	DRC2 Control (0x97, Channel 4)	<u>79</u>
	6.20	DRC1 Data Registers (0x98–0x9C)	<u>79</u>
	6.21	DRC2 Data Registers (0x9D–0xA1)	<u>80</u>
	6.22	DRC Bypass Registers (0xA2, 0xA3, 0xA8, 0xA9)	<u>80</u>
	6.23	4 × 2 Output Mixer Registers (0xAA and 0xAB)	<u>81</u>
	6.24	4 × 3 Output Mixer Registers (0xB0–0xB1)	<u>82</u>
	6.25	PSVC Volume Biquad Register (0xCF)	<u>83</u>
	6.26	Volume, Treble, and Bass Slew Rates Register (0xD0)	<u>84</u>
	6.27	Volume Registers (0xD1, 0xD2, 0xD7, and 0xD8)	<u>84</u>
	6.28	Bass Filter Set Register (0xDA)	86
	6.29	Bass Filter Index Register (0xDB)	<u>87</u>
	6.30	Treble Filter Set Register (0xDC)	<u>88</u>
	6.31	Treble Filter Index (0xDD)	89
	6.32	AM Mode Register (0xDE)	<u>90</u>
	6.33	PSVC Range Register (0xDF)	<u>91</u>
	6.34	General Control Register (0xE0)	<u>91</u>
	6.35	Incremental Multiple-Write Append Register (0xFE)	<u>91</u>
7	TAS5	504A Example Application Schematic	<u>91</u>





4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

MATLAB is a trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com



1 Introduction

1.1 Features

- Audio Input/Output
 - Automatic Master Clock Rate and Data Sample Rate Detection
 - Four Serial Audio Input Channels
 - Four PWM Audio Output Channels
 - Headphone PWM Output to Drive an External Differential Amplifier Like the TPA112
 - PWM Outputs Support Single-Ended and Bridge-Tied Loads
 - 32-, 38-, 44.1-, 48-, 88.2-, 96-, 176.4-, and 192-kHz Sampling Rates
 - Data Formats: 16-, 20-, or 24-Bit Left-Justified, I²S, or Right-Justified Input Data
 - 64 × f_S Bit-Clock Rate
 - 128, 192, 256, 384, 512, and 768 \times f_{S} Master Clock Rates (up to a Maximum of 50 MHz)
- Audio Processing
 - 48-Bit Processing Architecture With 76 Bits of Precision for Most Audio-Processing Features
 - Volume Control Range: 36 dB to -109 dB
 - Master Volume Control Range of 18 dB to –100 dB
 - Four Individual Channel Volume Control Ranges of 18-dB to -109-dB
 - Programmable Soft Volume and Mute Update Rates
 - Two Bass and Treble Tone Controls With ±18-dB Range, Selectable Corner
 Frequencies, and Second-Order Slopes
 - . L, R, and C
 - Sub
 - Configurable Loudness Compensation
 - Two Dynamic Range Compressors With Two Thresholds, Two Offsets, and Three Slopes
 - Seven Biquads per Channel
 - 8 × 4 Input Crossbar Mixer. Each Signal Processing Channel Input Can Be Any Ratio of the Eight Input Channels
 - 4 x 2 Output Mixer Channels 1 and 2.
 Each Output Can Be Any Ratio of Any Two Signal-Processed Channels. It Is

- Recommended to Use the Pass-Through Output Mixer Configuration.
- 4 × 3 Output Mixer Channels 3 and 4.
 Each Output Can Be Any Ratio of Any Three Signal-Processed Channels. It Is Recommended to Use the Pass-Through Output Mixer Configuration.
- Three Coefficient Sets Stored on the Device Can Be Selected Manually or Automatically (Based on Specific Data Rates)
- DC Blocking Filters
- Able to Support a Variety of Bass-Management Algorithms
- PWM Processing
 - 32-Bit Processing PWM Architecture With 40 Bits of Precision
 - 8× Oversampling With 5th-Order Noise Shaping at 32 kHz-48 kHz, 4× Oversampling at 88.2 kHz and 96 kHz, and 2× Oversampling at 176.4 kHz and 192 kHz
 - >102-dB Dynamic Range
 - THD+N < 0.1%
 - 20-Hz-20-kHz Flat Noise Floor for 44.1-, 48-, 88.2-, 96-, 176.4-, and 192-kHz Data Rates
 - Digital De-Emphasis for 32-, 44.1-, and 48-kHz Data Rates
 - Flexible Automute Logic With Programmable Threshold and Duration for Noise-Free Operation
 - Intelligent AM Interference Avoidance System Provides Clear AM Reception
 - Power-Supply Volume-Control (PSVC)
 Support for Enhanced Dynamic Range in High-Performance Applications
 - Adjustable Modulation Limit
- General Features
 - Automated Operation With an Easy-to-Use Control Interface
 - I²C Serial Control Slave Interface
 - Integrated AM Interference Avoidance Circuitry
 - Single 3.3-V Power Supply
 - 64-Pin TQFP Package
 - 5-V Tolerant Inputs



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

1.2 Overview

The TAS5504A is a four-channel digital pulse-width modulator (PWM) that provides both advanced performance and a high level of system integration. The TAS5504A is designed to interface seamlessly with most audio digital signal processors. The TAS5504A automatically adjusts control configurations in response to clock and data-rate changes and idle conditions. This enables the TAS5504A to provide an easy-to-use control interface with relaxed timing requirements.

The TAS5504A can drive four channels of H-bridge power stages. Texas Instruments power stages are designed to work seamlessly with the TAS5504A. The TAS5504A supports either the single-ended or bridge-tied-load configuration. The TAS5504A also provides a high-performance differential output to drive an external differential-input analog headphone amplifier, such as the TPA112.

The TAS5504A uses AD modulation operating at a 384-kHz switching rate for 48-, 96-, and 192-kHz data. The 8× oversampling combined with the 5th-order noise shaper provides a broad, flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.

The TAS5504A is a clocked, slave-only device. The TAS5504A receives MCLK, SCLK, and LRCLK from other system components. The TAS5504A accepts master clock rates of 128, 192, 256, 384, 512, and 768 $f_{\rm S}$. The TAS5504A accepts a 64- $f_{\rm S}$ bit clock.

The TAS5504A allows for extending the dynamic range by providing a power-supply volume-control (PSVC) output signal.

www.ti.com

4-Channel Digital Audio PWM Processor




Figure 1-1. TAS5504A Functional Structure

1.3 Changes From the TAS5504 to the TAS5504A

- High-pass filter is enabled by default (0x03 bit 7)
- I²C register 0xD0 bit 30 is added in TAS5504A to support remapped output mixer configuration. It has
 a default value of 0.

NSTRUMENTS

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

Table 1-1. I²C Register 0xD0 Bit 30 Usage

0xD0 Bit 30	Output Mixer Configuration	Mode	PWM (Speaker) Operation	Headphone operation
1	Pass-through	4-channel mode	Normal operation	Normal operation
0 (default)	Remapped	4-channel mode	Constraints are placed in setting the combined volume below –109 dB and in using individual channel mute.	Normal Operation

The pass-through output mixer configuration means that each DAP channel is mapped to the same output PWM channel. For example, DAP channel 1 is routed to PWM channel 1, etc.

The remapped output mixer configuration means that the PWM channel could be a mix or rerouting of the DAP channels. For example, DAP channel 2 is routed to PWM channel 1. This remapping causes some complications in operation (see Table 1-1).

The recommended initialization sequence to use the pass-through ouput mixer configuration follows.

- 1. After TAS5504A reset, the default master volume is muted. It must be updated with a nonmute value for the system to start.
- 2. I²C register 0xD0 bit 30 must be set to a value of 1.

Note that for best results, the pass-through ouput mixer configuration is recommended (0xD0 bit 30 = 1).

When remapping or mixing DAP channels to different PWM output channels (remapped output mixer configuration), consider the following limitations:

- Individual channel mute should not be used.
- The sum of the minimum channel volume and master volume should not be below -109 dB.
- 0xD0 bit 30 = 0


www.ti.com

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

1.4 **Physical Characteristics**

Terminal Assigments 1.4.1

PAG PACKAGE (TOP VIEW)



1.4.2 Ordering Information

T _A	PLASTIC 64-PIN PQFP (PN)
0°C to 70°C	TAS5504APAG

1.4.3 TERMINAL FUNCTIONS

TERMINAL		I/O ⁽¹⁾	5-V	TERMIN-	DESCRIPTION
NAME	NO.	1/0(")	TOLERANT	ATION ⁽²⁾	DESCRIPTION
AVDD_PLL	9	Р			3.3-V analog power supply for PLL This terminal can be connected to the same power source used to drive power terminal DVSS, but to achieve low PLL jitter, this terminal should be bypassed to AVSS_PLL with a 0.1-µF low-ESR capacitor ⁽³⁾ .

Type: A = analog; D = 3.3-V digital; P = power/ground/decoupling; I = input; O = output

If desired, low-ESR capacitance values can be implemented by paralleling two or more ceramic capacitors of equal value. Paralleling capacitors of equal value provides an extended high-frequency supply decoupling. This approach avoids the potential of producing parallel resonance circuits that have been observed when paralleling capacitors of different values.

All pullups are 20-µA weak pullups and all pulldowns are 20-µA weak pulldowns. The pullups and pulldowns are included to ensure proper input logic levels if the terminals are left unconnected (pullups \rightarrow logic-1 input; pulldowns \rightarrow logic-0 input). Devices that drive inputs with pullups must be able to sink 20 µA while maintaining a logic-0 drive level. Devices that drive inputs with pulldowns must be able to source 20 µA while maintaining a logic-1 drive level.

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

TERMI	TERMINAL(1) 5-V TERMIN-								
NAME NO.		I/O ⁽¹⁾	TOLERANT	TERMIN- ATION ⁽²⁾	DESCRIPTION				
AVSS	5, 6	Р			Analog ground				
AVSS_PLL	8	Р			Analog ground for PLL. This terminal should reference the same ground as power terminal DVSS, but to achieve low PLL jitter, ground noise at this terminal must be minimized. The availability of the AVSS terminal allows a designer to use optimizing techniques such as star ground connections, separate ground planes, or other quiet ground distribution techniques to achieve a quiet ground reference at this terminal.				
BKND_ERR	37	DI		Pullup	Active-low. A back-end error sequence is generated by applying a logic low to this terminal. BKND_ERR results in no change to any system parameters, with all H-bridge drive signals going to a hard-mute state (M-state).				
DVDD	15, 36	Р			3.3-V digital power supply. It is recommended that decoupling capacitors of 0.1 μF and 10 μF be mounted as close to this pin(s) as possible.				
DVDD_PWM	54	Р			3.3-V digital power supply for PWM				
DVSS	16	Р			Analog ground Analog ground for PLL. This terminal should reference the same ground as power terminal DVSS, but to achieve low PLL jitter, ground noise at this terminal must be minimized. The availability of the AVSS terminal allows a designer to use optimizing techniques such as star ground connections, separate ground planes, or other quieg ground distribution techniques to achieve a quiet ground reference at this terminal. Active-low. A back-end error sequence is generated by applying a logic low to this terminal. BKND_ERR results in no change to any system parameters, with all H-bridge drive signals going to a hard-mute state (M-state). 3.3-V digital power supply. It is recommended that decoupling capacitors of 0.1 μF and 10 μF be mounted as close to this pin(s) as possible. 3.3-V digital power supply for PWM Digital ground for digital core and most of I/O buffers Digital ground for PWM Headphone in/out selector. When a logic low is applied, the headphone is selected (speakers are off). When a logic high is applied, speakers are selected (headphone is off). Serial audio data left/right clock (sampling rate clock) MCLK is a 3.3-V clock master clock input. The input frequency of this clock can range from 4 MHz to 50 MHz. Soft mute of outputs, active-low (Muted signal = a logic low, normal operation = a logic high.) The mute control provides a noiseless ramp to previous volume. No connection No connection Oscillator capacitor Power down, active-low. PDN powers down all logic and stops all clocks whenever a logic low is applied. The internal parameters are preserved through a power-down cycle, as long as RESET is not active. The duration for system recovery from power down is 100 ms. PLL negative input. Connected to PLL_FLT_RTN via an RC network PLL external filter return Power-supply volume-control PWM output PWM left-channel headphone (differential -) PWM output (differential -) PWM 2 output (differential -) PWM 3 output (differential -) PWM 4 output (differential -) PWM 4 output (differ				
DVSS	34, 35, 38	Р			3.3-V digital power supply for PWM Digital ground for digital core and most of I/O buffers Digital ground for PWM Headphone in/out selector. When a logic low is applied, the headphone is selected (speakers are off). When a logic high is applied, speakers are selected (headphone is off). Serial audio data left/right clock (sampling rate clock) MCLK is a 3.3-V clock master clock input. The input frequency of this clock can range from 4 MHz to 50 MHz. Soft mute of outputs, active-low (Muted signal = a logic low, normal operation = a logic high). The mute control provides a noiseless volume ramp to silence. Releasing mute provides a noiseless ramp to previous volume. No connection Oscillator capacitor Power down, active-low. PDN powers down all logic and stops all clocks whenever a logic low is applied. The internal parameters are preserved through a power-down cycle, as long as RESET is not active. The duration for system recovery from power down is 100 ms.				
DVSS_PWM	53	Р			Digital ground for PWM				
HP_SEL	12	DI	5 V	Pullup	Headphone in/out selector. When a logic low is applied, the headphone is selected (speakers are off). When a logic high is applied, speakers are selected (headphone is off).				
LRCLK	26	DI	5 V		Analog ground Analog ground for PLL. This terminal should reference the same ground as power terminal DVSs, but to achieve low PLL jitter, ground noise at this terminal must be minimized. The availability of the AVSS terminal allows a designer to use optimizing techniques such as star ground connections, separate ground planes, or other quiet ground distribution techniques to achieve a quiet ground reference at this terminal. Active-low. A back-end error sequence is generated by applying a logic low to this terminal. BKND_ERR results in no change to any system parameters, with all H-bridge drive signals going to a hard-mute state (M-state). 3.3-V digital power supply. It is recommended that decoupling capacitors of 0.1 μF and 10 μ Fb e mounted as close to this pin(s) as possible. 3.3-V digital power supply for PVM Digital ground for digital core and most of I/O buffers Digital ground for PWM Headphone in/out selector. When a logic low is applied, the headphone is selected (speakers are off). When a logic high is applied, speakers are selected (headphone is off). Serial audio data left/right clock (sampling rate clock) MCLK is a 3.3-V clock master clock input. The input frequency of this clock can range from 4 MHz to 50 MHz. Soft mute of outputs, active-low (Muted signal = a logic low, normal operation = a logic high). The mute control provides a noiseless volume ramp to silence. Releasing mute provides a noiseless ramp to previous volume. No connection Oscillator capacitor Power down, active-low. PDN powers down all logic and stops all clocks whenever a logic low is applied. The internal parameters are preserved through a power-down cycle, as long as RESET is not active. The duration for system recovery from power down is 100 ms. PLL negative input. Connected to PLL_FLT_RTN via an RC network PLL external filter return Power-supply volume-control PWM output PWM left-channel headphone (differential -) PWM right-channel headphone (differential -) PWM 3 output (differential -) PWM 4 output (diff				
MCLK	63	DI	5 V	Pulldown					
MUTE	14	DI	5 V	Pullup	Soft mute of outputs, active-low (Muted signal = a logic low, normal operation = a logic high). The mute control provides a noiseless volume ramp to silence. Releasing mute provides a noiseless ramp to previous volume.				
NC	44, 45, 46, 47, 55, 56, 57, 58				No connection				
OSC_CAP	18	AO			Oscillator capacitor				
PDN	13	DI	5 V	Pullup	a logic low is applied. The internal parameters are preserved through a power-down cycle, as long as RESET is not active. The duration for system recovery from				
PLL_FLTM	3	AO							
PLL_FLTP	4	Al			PLL positive input. Connected to PLL_FLT_RTN via an RC network				
PLL_FLT_RET	2	AO			PLL external filter return				
PSVC	32	0			Power-supply volume-control PWM output				
PWM_HPML	59	DO			PWM left-channel headphone (differential –)				
PWM_HPMR	61	DO			PWM right-channel headphone (differential –)				
PWM_HPPL	60	DO			PWM left-channel headphone (differential +)				
PWM_HPPR	62	DO			PWM right-channel headphone (differential +)				
PWM_M_1	40	DO			PWM 1 output (differential –)				
PWM_M_2	42	DO			PWM 2 output (differential –)				
PWM_M_3	49	DO			PWM 3 output (differential –)				
PWM_M_4	51	DO			PWM 4 output (differential –)				
PWM_P_1	41	DO			PWM 1 output (differential +)				
PWM_P_2	43	DO			PWM 2 output (differential +)				
PWM_P_3	50	DO			PWM 3 output (differential +)				
PWM_P_4	52	DO			PWM 4 output (differential +)				
RESERVED	21, 22, 23, 64				Connect to digital ground				
RESET	11	DI	5 V	Pullup	to this terminal. RESET is an asynchronous control signal that restores the TAS5504A to its default conditions, sets the VALID output low, and places the PWM in the M-state. Master volume is immediately set to full attenuation. On the release of RESET, if PDN is high, the system performs a 4 ms–5 ms device				
SCL	25	DI	5 V		I ² C serial control clock input				
	27	DI	5 V		Serial audio data clock (shift clock) input				
SCLK	21				((

www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

TERMII	NAL(1)		TERMINAL I/O ⁽¹⁾ 5-V TERM		TERMIN-		
NAME	NO.	1/0(1)	TOLERANT	ATION ⁽²⁾	DESCRIPTION Serial audio data-1 input is one of the serial data input notes SDIM1 supports four		
SDIN1	31	DI	5 V	Pulldown	Serial audio data-1 input is one of the serial-data input ports. SDIN1 supports four discrete (stereo) data formats and is capable of inputting data at 64 $f_{\rm S}$.		
SDIN2	30	DI	5 V	Pulldown	Serial audio data-2 input is one of the serial-data input ports. SDIN2 supports four discrete (stereo) data formats and is capable of inputting data at 64 $f_{\rm S}$.		
SDIN3	29	DI	5 V	Pulldown	Serial audio data-3 input is one of the serial-data input ports. SDIN3 supports four discrete (stereo) data formats and is capable of inputting data at 64 $f_{\rm S}$.		
SDIN4	28	DI	5 V	Pulldown	Serial audio data-4 input is one of the serial-data input ports. SDIN4 supports four discrete (stereo) data formats and is capable of inputting data at 64 $f_{\rm S}$.		
VALID	39	DO			Output indicating validity of PWM outputs, active-high Band-gap voltage reference. A pinout of the internally regulated 1.2-V reference.		
VBGAP	10	Р			Band-gap voltage reference. A pinout of the internally regulated 1.2-V reference. Typically has a 1-nF low-ESR capacitor ⁽³⁾ . between VBGAP and AVSS_PLL. This terminal must not be used to power external devices.		
VRA_PLL	1	Р			Voltage reference for PLL analog supply, 1.8 V. A pinout of the internally regulated 1.8-V power used by PLL logic. A $0.1-\mu F$ low-ESR capacitor ⁽³⁾ should be connected between this terminal and AVSS_PLL. This terminal must not be used to power external devices.		
VR_DIG	33	Р			Voltage reference for digital core supply, 1.8 V. A pinout of the internally regulated 1.8-V power used by digital core logic. A 0.47-μF low-ESR capacitor ⁽³⁾ . should be connected between this terminal and DVSS. This terminal must not be used to power external devices.		
VRD_PLL	7	Р			Voltage reference for PLL digital supply, 1.8 V. A pinout of the internally regulated 1.8-V power used by PLL logic. A 0.1-μF low-ESR capacitor ⁽³⁾ . should be connected between this terminal and AVSS_PLL. This terminal must not be used to power external devices.		
VR_DPLL	17	Р			Voltage reference for digital PLL supply, 1.8 V. A pinout of the internally regulated 1.8-V power used by digital PLL logic. A 0.1-μF low-ESR capacitor ⁽³⁾ . should be connected between this terminal and DVSS_CORE. This terminal must not be used to power external devices.		
VR_PWM	48	Р			Voltage reference for digital PWM core supply, 1.8 V. A pinout of the internally regulated 1.8-V power used by digital PWM core logic. A 0.1-μF low-ESR capacitor ⁽³⁾ . should be connected between this terminal and DVSS_PWM. This terminal must not be used to power external devices.		
XTL_OUT	19	AO			XTL_OUT and XTL_IN are the only LVCMOS terminals on the device. They provide a reference clock for the TAS5504A via use of an external fundamental mode crystal. XTL_OUT is the 1.8-V output drive to the crystal. A 13.5-MHz crystal (HCM49) is recommended.		
XTL_IN	20	AI			XTL_OUT and XTL_IN are the only LVCMOS terminals on the device. They provide a reference clock for the TAS5504A via use of an external fundamental mode crystal. XTL_IN is the 1.8-V input port for the oscillator circuit. A 13.5-MHz crystal (HCM49) is recommended.		

1.4.4 TAS5504A Functional Description

Figure 1-2 shows the TAS5504A functional structure. The next sections describe the TAS5504A functional blocks:

- Power supply
- · Clock, PLL, and serial data interface
- I²C serial control interface
- Device control
- Digital audio processor (DAP)
- Pulse-width-modulation (PWM) processor

1.4.4.1 Power Supply

The power-supply section contains supply regulators that provide analog and digital regulated power for various sections of the TAS5504A. The analog supply supports the analog PLL, whereas digital supplies support the digital PLL, the digital audio processor (DAP), the pulse-width modulator (PWM), and the output control.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

1.4.4.2 Clock, PLL, and Serial Data Interface

The TAS5504A is a clocked, slave-only device, and it requires the use of an external 13.5-MHz crystal. It accepts MCLK, SCLK, and LRCLK as inputs only.

The TAS5504A uses the external crystal to provide a time base for:

- Continuous data and clock-error detection and management
- Automatic data-rate detection and configuration
- Automatic MCLK rate detection and configuration (automatic bank switching)
- Supporting I²C operation/communication while MCLK is absent

The TAS5504A automatically handles clock errors, data-rate changes, and master-clock frequency changes without requiring intervention from an external system controller. This feature significantly reduces system complexity and design.

1.4.4.2.1 Serial Audio Interface

The TAS5504A operates as a slave-only/receive-only serial data interface in all modes. The TAS5504A has four PCM serial data interfaces to permit eight channels of digital data to be received though the SDIN1, SDIN2, SDIN3, and SDIN4 inputs. The serial audio data is in MSB-first, 2s-complement format.

The serial data input interface of the TAS5504A can be configured in right-justified, I²S, or left-justified modes. The serial data interface format is specified using the I²C data interface control register. The supported formats and word lengths are shown in Table 1-2.

RECEIVE SERIAL DATA INTERFACE FORMAT	WORD LENGTHS			
Right-justified	16			
Right-justified	20			
Right-justified	24			
I ² S	16			
I ² S	20			
I ² S	24			
Left-justified	16			
Left-justified	20			
Left-justified	24			

Table 1-2. Serial Data Formats

Serial data is input on SDIN1, SDIN2, SDIN3, and SDIN4. The TAS5504A accepts 16-, 20-, or 24-bit data at 32-, 38-, 44.1-, 48-, 88.2-, 96-, 176.4-, or 192-kHz serial data in in left-justified, I^2S , right-justified, and serial data formats using a 64-f_S SCLK clock and a 128, 192, 256, 384, 512, or 768 \times f_S MCLK rates (up to a maximum of 50 MHz). The parameters of this clock and serial data interface are I^2C configurable.

1.4.4.3 I²C Serial Control Interface

The TAS5504A has an I^2 C serial control slave interface (write address = 0x36 and read address = 0x37) to receive commands from a system controller. The serial control interface supports both normal-speed (100 kHz) and high-speed (400 kHz) operations without wait states. Because the TAS5504A has a crystal time base, this interface operates even when MCLK is absent.

The serial control interface supports both single-byte and multiple-byte read/write operations for status registers and the general control registers associated with the PWM. However, for the DAP data processing registers, the serial control interface also supports multiple-byte (4-byte) write operations.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

The I^2C supports a special mode which permits I^2C write operations to be broken up into multiple data write operations that are multiples of 4 data bytes. These are 6-byte, 10-byte, 14-byte, 18-byte, ..., etc., write operations that are composed of a device address, read/write bit, and subaddress and any multiple of 4 bytes of data. This permits the system to write large register values incrementally without blocking other I^2C transactions. To use this feature, the first block of data is written to the target I^2C address and each subsequent block of data is written to a special append register (0xFE) until all the data is written and a stop bit is sent. An incremental read operation is not supported.

1.4.4.4 Device Control

The TAS5504A control section provides the control and sequencing for the TAS5504A. The device control provides both high- and low-level control for the serial control interface, clock and serial-data interfaces, digital audio processor, and pulse-width-modulator sections.

1.4.4.5 Digital Audio Processor (DAP)

The DAP arithmetic unit is used to implement all audio-processing functions—soft volume, loudness compensation, bass and treble processing, dynamic range control, channel filtering, and input and output mixing. Figure 1-4 shows the TAS5504A DAP architecture.

The DAP accepts the 24-bit data signal from the serial data interface and outputs 32-bit data to the PWM section. The DAP supports two configurations, one for 32-kHz-96-kHz data and one for 176.4-kHz-192-kHz data.

1.4.4.5.1 TAS5504A Audio-Processing Configurations

The 32-kHz–96-kHz configuration supports four channels of data processing.

The 176.4-kHz–192-kHz configuration supports three channels of signal processing with one channel passed though (or derived from the three processed channels).

To support efficiently the processing requirements of both multichannel 32-kHz–96-kHz data and the two channel 176.4- and 192-kHz data, the TAS5504A supports separate audio-processing features for 32-kHz–96-kHz data rates and for 176.4 kHz and 192 kHz. See Table 1-3 for a summary of the TAS5504A processing feature sets.

1.4.4.5.2 TAS5504A Audio Signal-Processing Functions

The DAP provides 10 primary signal-processing functions.

- 1. The data-processing input has an 8 × 4 input crossbar mixer. This enables each input to be any ratio of the eight input channels.
- 2. Two I²C-programmable threshold detectors in each channel support automute.
- 3. Seven biquads per channel
- 4. Two soft bass and treble tone controls with ±18-dB range, programmable corner frequencies, and 2nd-order slopes. In 4-channel mode, bass and treble controls are normally configured as follows:
 - Bass and treble 1: channel 1 (left), channel 2 (right), and channel 3 (center)
 - Bass and treble 2: channel 4 (subwoofer)
- 5. Individual channel and master-volume controls. Each control provides an adjustment range of 18 dB to –109 dB. This permits a total volume device control range of 36 dB to –109 dB plus mute. The DAP soft-volume and mute update interval is I²C-programmable. The update is performed at a fixed rate regardless of the sample rate.
- 6. Programmable loudness compensation that is controlled via the combination of the master and individual volume settings
- 7. Two dual-threshold, dual-rate dynamic range compressors (DRCs). The volume gain values provided are used as input parameters using the maximum RMS (master volume × individual channel volume).
- 8. 4×2 output mixer (channels 1 and 2). Each output can be any ratio of any two signal-processed channels.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

- 9. 4×3 output mixer (channels 3 and 4). Each output can be any ratio of any three signal-processed channels.
- 10. The DAP maintains three sets of coefficient banks that are used to maintain separate sets of sample-rate-dependent parameters for the biquad, tone controls, loudness, and DRC in RAM. These can be set to be automatically selected for one or more data sample rates or can be manually selected under I²C program control. This feature enables coefficients for different sample rates to be stored in the TAS5504A and then selected when needed.

Table 1-3. TAS5504A Audio-Processing Feature Sets

FEATURE	32 kHz-96 kHz FOUR-CHANNEL FEATURE SET	176.4 AND 192 kHz THREE-CHANNEL FEATURE SET		
Signal-processing channels	4	3		
Pass-through channels	N/A	1		
Master volume	One for four channels	One for four channels		
Individual channel volume controls	4	3		
Bass and treble tone controls	Two bass and treble tone controls with ±18-dB range, programmable corner frequencies, and 2 nd -order slopes L, R, and C (Ch1, Ch2, and Ch3) Sub (Ch4)	Two bass and treble tone controls with ± 18 -dB range, programmable corner frequencies, and 2^{nd} -order slopes L and R (Ch1 and Ch2) Sub (Ch4)		
Biquads	28	21		
Dynamic range compressors	DRC1 for three satellites and DRC2 for sub	One for two satellites and one for sub		
Input/output mapping/mixing	Each of the four signal-processing channels input can be any ratio of the eight input channels. Each of the four outputs can be any ratio of any two processed channels.	Each of the three signal-processing channels and the one pass-though channel input can be any ratio of the eight input channels. Each of the four outputs can be any ratio of any of the three processed and one bypass channels.		
DC blocking filters (implemented in the PWM Section)	Four cl	hannels		
Digital de-emphasis (implemented in the PWM Section)	Four channels for 32 kHz, 44.1 kHz, and 48 kHz	N/A		
Loudness	Four channels	Three channels		
Number of coefficient sets stored	Three additional coefficient s	sets can be stored in memory		

1.4.5 TAS5504A DAP Architecture

1.4.5.1 TAS5504A DAP Architecture Diagrams

Figure 1-2 shows the TAS5504A DAP architecture for $f_S = 96$ kHz. Note the TAS5504A bass-management architecture shown in channels 1, 2, 3, and 4. Note that the I^2C registers are shown to help the designer configure the TAS5504A.

Figure 1-3 shows the TAS5504A architecture for $f_S = 176.4$ kHz or $f_S = 192$ kHz. Note that only channels 1, 2, and 4 contain all the features. Channel 3 is pass-through except for master volume control.

Figure 1-4 shows TAS5504A detailed channel processing. The output mixer is 4×2 for channels 1–2 and 4×3 for channels 3–4.





Figure 1-2. TAS5504A DAP Architecture With I²C Registers (f_S ≤ 96 kHz)

Submit Documentation Feedback





(1) Default input

Figure 1-3. TAS5504A Architecture With I^2C Registers ($f_S = 176.4$ kHz or $f_S = 192$ kHz)




Figure 1-4. TAS5504A Detailed Channel Processing

Submit Documentation Feedback

1.4.5.2 I²C Coefficient Number Formats

The architecture of the TAS5504A is contained in ROM resources within the TAS5504A and cannot be altered. However, mixer gain, level offset, and filter tap coefficients, which can be entered via the I²C bus interface, provide a user with the flexibility to set the TAS5504A to a configuration that achieves the system-level goals.

The firmware is executed in a 48-bit signed, fixed-point arithmetic machine. The most-significant bit of the 48-bit data path is a sign bit, and the 47 lower bits are data bits. Mixer gain operations are implemented by multiplying a 48-bit signed data value by a 28-bit signed gain coefficient. The 76-bit signed output product is then truncated to a signed 48-bit number. Level offset operations are implemented by adding a 48-bit signed offset coefficient to a 48-bit signed data value. In most cases, if the addition results in overflowing the 48-bit signed number format, saturation logic is used. This means that if the summation results in a positive number that is greater than 0x7FFF FFFF (the spaces are used to ease the reading of the hexadecimal number), the number is set to 0x7FFF FFFF. If the summation results in a negative number that is less than 0x8000 0000 0000, the number is set to 0x8000 0000 0000.

1.4.5.2.1 28-Bit 5.23 Number Format

All mixer gain coefficients are 28-bit coefficients using a 5.23 number format. Numbers formatted as 5.23 numbers means that there are 5 bits to the left of the decimal point and 23 bits to the right of the decimal point. This is shown in the Figure 1-5.




Figure 1-5. 5.23 Format

The decimal value of a 5.23 format number can be found by following the weighting shown in Figure 1-6. If the most-significant bit is logic-0, the number is a positive number, and the weighting shown yields the correct number. If the most-significant bit is a logic-1, then the number is a negative number. In this case, every bit must be inverted, a 1 added to the result, and then the weighting shown in Figure 1-6 applied to obtain the magnitude of the negative number.




Figure 1-6. Conversion Weighting Factors—5.23 Format to Floating Point

Gain coefficients, entered via the I²C bus, must be entered as 32-bit binary numbers. The format of the 32-bit number (4-byte or 8-digit hexadecimal number) is shown in Figure 1-7.

Submit Documentation Feedback Introduction 19

www.ti.com




Figure 1-7. Alignment of 5.23 Coefficient in 32-Bit I²C Word

As Figure 1-7 shows, the hexadecimal value of the integer part of the gain coefficient cannot be concatenated with the hexadecimal value of the fractional part of the gain coefficient to form the 32-bit I²C coefficient. The reason is that the 28-bit coefficient contains 5 bits of integer, and thus the integer part of the coefficient occupies all of one hexadecimal digit and the most-significant bit of the second hexadecimal digit. In the same way, the fractional part occupies the lower 3 bits of the second hexadecimal digit, and then occupies the other five hexadecimal digits (with the eighth digit being the zero-valued most-significant hexadecimal digit).

1.4.5.2.2 48-Bit 25.23 Number Format

All level-adjustment and threshold coefficients are 48-bit coefficients using a 25.23 number format. Numbers formatted as 25.23 numbers means that there are 25 bits to the left of the decimal point and 23 bits to the right of the decimal point. This is shown in Figure 1-8.




Figure 1-8. 25.23 Format

Figure 1-9 shows the derivation of the decimal value of a 48-bit, 25.23 format number.

www.ti.com




Figure 1-9. Alignment of 25.23 Coefficient in Two 32-Bit I²C Words

Two 32-bit words must be sent over the I²C bus to download a level or threshold coefficient into the TAS5504A. The alignment of the 48-bit, 25.23-formatted coefficient in the 8-byte (two 32-bit words) I²C word is shown in Figure 1-10.




Figure 1-10. Alignment of 25.23 Coefficient in Two 32-Bit I²C Words

1.4.5.2.3 TAS5504A Audio Processing

The TAS5504A digital audio processing is designed such that noise produced by filter operations is maintained below the smallest signal amplitude of interest, as shown in Figure 1-11. The TAS5504A achieves this by increasing the precision of the signal representation substantially above the number of bits that are absolutely necessary to represent the input signal.

M0010-01



Ideal Input Possible Outputs Desired Output Values Retained by Overflow Overflow Bits **Maximum Signal Amplitude** Filter Reduced SNR Operation Signal Signal **Signal Bits Bits** Output Output Input **Noise Floor With No Additional Precision** Noise Floor as a Result of Additional Precision

Figure 1-11. TAS5504A Digital Audio Processing

Similarly, the TAS5504A carries additional precision in the form of overflow bits to permit the value of intermediate calculations to exceed the input precision without clipping. The TAS5504A advanced digital audio processor achieves both of these important performance capabilities by using a high-performance digital audio-processing architecture with a 48-bit data path, 28-bit filter coefficients, and a 76-bit accumulator.

1.4.6 Input Crossbar Mixer

The TAS5504A has a full 8 × 4 input crossbar mixer. This mixer permits each signal-processing channel input to be any ratio of any of the eight input channels. The control parameters for the input crossbar mixer are programmable via the I²C interface. See the *Input Mixer Registers* (0x41, 0x42, 0x47, 0x48, Channels 1-4), Section Section 6.13.




Figure 1-12. Input Crossbar Mixer

1.4.7 Biquad Filters

For 32-kHz to 96-kHz data, the TAS5504A provides 28 biquads across the four channels (seven per channel).

For 176.4-kHz and 192-kHz data, the TAS5504A has 21 biquads across the three channels (seven per channel). All of the biquad filters are 2nd-order direct form-I structure.

The direct form-I structure provides a separate delay element and mixer (gain coefficient) for each node in the biquad filter. Each mixer output is a signed 76-bit product of a signed 48-bit data sample (25.23-format number) and a signed 28-bit coefficient (5.23-format number). The 76-bit ALU in the TAS5504A allows the 76-bit resolution to be retained when summing the mixer outputs (filter products).

The five 28-bit coefficients for each of the 28 biquads are programmable via the I²C interface. See Table 1-4.




Figure 1-13. Biguad Filter Structure

All five coefficients for one biquad filter structure are written to one I²C register containing 20 bytes (or five 32-bit words). The structure is the same for all biquads in the TAS5504A. Registers 0x51–0x88 show all the biquads in the TAS5504A. Note that u(31:28) bits are unused and default to 0x0.

Table 1-4. Contents of One 20-Byte Biquad Filter Register (Default = All-Pass)

DESCRIPTION	REGISTER FIELD CONTENTS	INITIALIZATION GAIN COEFFICIENT VALUE			
DESCRIPTION	REGISTER FIELD CONTENTS	DECIMAL	HEX		
b _o Coefficient	u(31:28), b0(27:24), b0(23:16), b0(15:8), b0(7:0)	1.0	0x00, 0x80, 0x00, 0x00		
b ₁ Coefficient	u(31:28), b1(27:24), b1(23:16), b1(15:8), b1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
b ₂ Coefficient	u(31:28), b2(27:24), b2(23:16), b2(15:8), b2(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₁ Coefficient	u(31:28), a1(27:24), a1(23:16), a1(15:8), a1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₂ Coefficient	u(31:28), a2(27:24), a2(23:16), a2(15:8), a2(7:0)	0.0	0x00, 0x00, 0x00, 0x00		

1.4.8 Bass and Treble Controls

From 32-kHz to 96-kHz data, the TAS5504A has two bass and treble tone controls. Each control has a ± 18 -dB control range with selectable corner frequencies and 2nd-order slopes. These controls operate four channel groups:

- L, R, and C (channels 1, 2, and 3)
- Sub (channel 4)



For 176.4-kHz and 192-kHz data, the TAS5504A has two bass and treble tone controls. Each control has a ±18-dB I²C control range with selectable corner frequencies and 2nd-order slopes. These controls operate two channel groups:

- L and R
- Sub

The bass and treble filters use a soft update rate that does not produce artifacts during adjustment.

Table 1-5. Bass and Treble Filter Selections

	3-dB CORNER FREQUENCIES									
f _S (kHz)	FILTE	R SET 1	FILTER SET 2		FILTE	FILTER SET 3		FILTER SET 4		R SET 5
(1112)	BASS	TREBLE	BASS	TREBLE	BASS	TREBLE	BASS	TREBLE	BASS	TREBLE
32	42	917	83	1833	125	3000	146	3667	167	4333
38	49	1088	99	2177	148	3562	173	4354	198	5146
44.1	57	1263	115	2527	172	4134	201	5053	230	5972
48	63	1375	125	2750	188	4500	219	5500	250	6500
88.2	115	2527	230	5053	345	8269	402	10106	459	11944
96	125	2750	250	5500	375	9000	438	11000	500	13000
176.4	230	5053	459	10106	689	16538	804	20213	919	23888
192	250	5500	500	11000	750	18000	875	22000	1000	26000

The I²C registers that control bass and treble are:

- Bass and treble bypass register (0x89–0x90, channels 1–4)
- Bass and treble slew rates (0xD0)
- Bass filter sets 1-5 (0xDA)
- Bass filter index (0xDB)
- Treble filter sets 1–5 (0xDC)
- Treble filter index (0xDD)

Note that the bass and treble bypass registers (0x89-0x90) are defaulted to the bypass mode. In order to use the bass and treble, these registers must be in the inline (or enabled) mode for each channel using bass and treble.

1.4.9 Volume, Automute, and Mute

The TAS5504A provides individual channel and master volume controls. Each control provides an adjustment range of 18 dB to -109 dB in 0.25-dB increments. This permits a total volume device control range of 36 dB to -109 dB plus mute.

The TAS5504A has a master soft-mute control that can be enabled by a terminal or I²C command. The device also has individual channel soft-mute controls that can are enabled via I²C.

The soft volume and mute update rates are programmable. The soft adjustments are performed using a soft-gain linear update with an I²C programmable linear step size at a fixed temporal rate. The linear soft-gain step size can be varied from 0.5 to 0.003906.

Table 1-6. Linear Gain Step Size

STEP SIZE (GAIN)	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.007813	0.003906
Time to go from 36 db to -127 dB in ms	10.67	21.33	42.67	85.34	170.67	341.35	682.7	1365.4
Time to go from 18 db to -127 dB in ms	1.33	2.67	5.33	10.67	21.33	42.67	85.33	170.67
Time to go from 0 db to -127 dB in ms	0.17	0.33	0.67	1.33	2.67	5.33	10.67	21.33

www.ti.com

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

1.4.9.1 Automute and Mute Channel Controls

The TAS5504A has individual channel automute controls that are enabled via I²C register 0x04 bits D5 and D6 (the default setting is **enabled**). Two separate detectors can trigger the automute:

- Input automute (I²C register 0x14): All channels are muted when all eight inputs to the TAS5504B are less in magnitude than the input threshold value for a programmable amount of time.
- Output automute (I²C register 0x15): A single channel is muted when the output of the DAP section is less in magnitude than the input threshold value for a programmable amount of time.

The detection period and thresholds for these two detectors are the same.

This time interval is selectable via I²C from 1 ms to 110 ms. The increments of time are 1, 2, 3, 4, 5, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, and 110 ms. This interval is independent of the sample rate. The default value is mask programmable.

The input threshold value is an unsigned magnitude that is expressed as a bit position. This value is adjustable via I²C. The range of the input threshold adjustment is from below the LSB (bit position 0) to below bit position 12 in a 24-bit input data word (bit positions 8 to 20 in the DSPE). This provides an input threshold that can be adjusted for 12 to 24 bits of data. The default value is mask programmable.




Figure 1-14. Automute Threshold

The automute state is exited when the TAS5504A receives one sample that is greater than that of the output threshold.

The output threshold can be one of two values:

- Equal to the input threshold
- 6 dB (one bit position) greater than the input threshold

The value for the output threshold is selectable via I²C. The default value is mask programmable.

The system latency enables the data value that is above the threshold to be preserved and output.

A mute command initiated by automute, master mute, individual I²C mute, the AM interference mute sequence, or the bank switch mute sequence overrides an unmute command or a volume command. While a mute command is activated, the commanded channels transition to the mute state. When a channel is unmuted, it goes to the last commanded volume setting that has been received for that channel.

1.4.10 Loudness Compensation

The loudness compensation function compensates for the Fletcher-Munson loudness curves. The

Submit Documentation Feedback Introduction 25



TAS5504A loudness implementation tracks the volume control setting to provide spectral compensation for weak low- or high-frequency response at low volume levels. For the volume tracking function, both linear and log control laws can be implemented. Any biquad filter response can be used to provide the desired loudness curve. The control parameters for the loudness control are programmable via the I²C interface.

The TAS5504A has a single set of loudness controls for the four channels. The loudness control input uses the maximum individual master volume (V) to control the loudness that is applied to all channels. In 192-kHz and 176.4-kHz modes, the loudness function is active only for channels 1, 2, and 4.




Figure 1-15. Loudness Compensation Functional Block Diagram

Loudness function = f (V) = $G \times [2^{[(Log V) \times LG + LO)]}] + O$ or alternatively,

Loudness function = f (V) = $G \times [V^{LG} \times 2^{LO}] + O$

For example, for the default values LG = -0.5, LO = 0, G = 1, and O = 0 then:

Loudness function = 1/SQRT (V) which is the recommended transfer function for loudness. So,

Table 1-7. Default Loudness Compensation Parameters

Audio out = (Audio in) \times V + H(Z) \times SQRT(V). Other transfer functions are possible.

LOUDNESS TERM	DESCRIPTION	USAGE	DATA FORMAT	I ² C SUB-	DEFAULT		
	DESCRIPTION			ADDRESS	HEX	FLOAT	
V	Maximum volume	Gains audio	5.23	NA	NA	NA	
Log V	Log ₂ (maximum volume)	Loudness function	5.23	NA	0000 0000	0.0	
H(Z)	Loudness biquad	Controls shape of loudness curves	5.23	0x95	b0 = 0000 D513 b1 = 0000 0000 b2 = 0FFF 2AED a1 = 00FE 5045 a2 = 0F81 AA27	b0 = 0.006503 $b1 = 0$ $b2 = -0.006503$ $a1 = 1.986825$ $a2 = -0.986995$	
LG	Gain (log space)	Loudness function	5.23	0x91	FFC0 0000	-0.5	
LO	Offset (log space)	Loudness function	25.23	0x92	0000 0000	0	
G	Gain	Switch to enable Loudness (ON = 1, OFF = 0)	5.23	0x93	0000 0000	0	
0	Offset	Offset	25.23	0x94	0000 0000 0000 0000	0	

1.4.10.1 Loudness Example

Problem: Due to the Fletcher-Munson phenomena, compensation for low-frequency attenuation near 60 Hz is desirable. The TAS5504A provides a loudness transfer function with EQ gain = 6, EQ center frequency = 60 Hz, and EQ bandwidth = 60 Hz.

www.ti.com

Solution: Using Texas Instruments' ALE TAS5504A DSP tool, MATLAB™, or other signal-processing tool, develop a loudness function with the following parameters:

Table 1-8. Example Loudness Function Parameters

LOUDNESS TERM	DESCRIPTION	USAGE	DATA FORMAT	I ² C SUB- ADDRESS	EXAMPLES	
					HEX	FLOAT
H(Z)	Loudness biquad	Controls shape of loudness curves	5.23	0x95	b0 = 0000 8ACE b1 = 0000 0000 b2 = FFFF 7532 a1 = FF01 1951 a2 = 007E E914	b0 = 0.004236 b1 = 0 b2 = -0.004236 a1 = -1.991415 a2 = 0.991488
LG	Gain (log space)	Loudness function	5.23	0x91	FFC0 0000	-0.5
LO	Offset (log space)	Loudness function	25.23	0x92	0000 0000	0
G	Gain	Switch to enable loudness (ON = 1, OFF = 0)	5.23	0x93	0000 0800	1
0	Offset	Offset	25.23	0x94	0000 0000	0

See Figure 1-16 for the resulting loudness function at different gains.




Figure 1-16. Loudness Example Plots

1.4.11 Dynamic Range Control (DRC)

The DRC provides both compression and expansion capabilities over three separate and definable regions of audio signal levels. Programmable threshold levels set the boundaries of the three regions. Within each of the three regions, a distinct compression or expansion transfer function can be established, and the slope of each transfer function is determined by programmable parameters. The offset (boost or cut) at the two boundaries defining the three regions can also be set by programmable offset coefficients. The DRC implements the composite transfer function by computing a 5.23-format gain coefficient from each sample output from the rms estimator. This gain coefficient is then applied to a mixer element, whose other input is the audio data stream. The mixer output is the DRC-adjusted audio data.

The TAS5504A has two distinct DRC blocks. DRC1 services channels 1–3. This DRC computes rms estimates of the audio data streams on all channels that it controls. The estimates are then compared on a sample-by-sample basis and the larger of the estimates is used to compute the compression/expansion gain coefficient. The gain coefficient is then applied to the appropriate channel audio stream. DRC2 services only channel 4. This DRC also computes an rms estimate of the signal level on channel 4 and this estimate is used to compute the compression/expansion gain coefficient applied to the channel-4 audio stream.



All the TAS5504A default values for DRC can be used except for the DRC1 decay and DRC2 decay. Table 1-9 shows the recommended time constants and their hexadecimal values. If the user wants to implement other DRC functions, Texas Instruments recommends using the automatic loudspeaker equalization (ALE) tool available from Texas Instruments. The ALE tool allows the user to select the DRC transfer function graphically. It then outputs the TAS5504A hexadecimal coefficients for download to the TAS5504A.

Table 1-9. DRC Recommended Changes From TAS5504A Defaultss

I ² C SUBADDRESS	REGISTER FIELDS	RECOMMENDED TIME CONSTANT (ms)	RECOMMENDED HEX VALUE	DEFAULT HEX
0x98	DRC1 energy	5	0000 883F	0000 883F
	DRC1 (1 – energy)		007F 77C0	007F 77C0
0x9C	DRC1 attack	5	0000 883F	0000 883F
	DRC1 (1 – attack)		007F 77C0	007F 77C0
	DRC1 decay	2	0001 538F	0000 00AE
	DRC1 (1 – decay)		007E AC70	007F FF51
0x9D	DRC2 energy	5	0000 883F	0000 883F
	DRC2 (1 – energy)		007F 77C0	007F 77C0
0xA1	DRC2 attack	5	0000 883F	0000 883F
	DRC2 (1 – attack)		007F 77C0	007F 77C0
	DRC2 decay	2	0001 538F	0000 0056
	DRC2 (1 – decay)		007E AC70	003F FFA8

Recommended DRC setup flow if the defaults are used:

- After power up, load the recommended hexadecimal value for DRC1 and DRC2 decay and (1 decay). See Table 1-9.
- 2. Enable either the pre-volume or post-volume DRC using I²C registers 0x96 and 0x97. Note that to avoid a potential timing problem, a 10-ms delay is required between a write to 0x96 and a write to 0x97.

Recommended DRC setup flow if the DRC design uses values different from the defaults:

- 1. After power up, load all DRC coefficients per the DRC design.
- 2. Enable either the pre-volume or post-volume DRC.

Figure 1-17 shows the positioning of the DRC block in the TAS5504A processing flow. As seen, the DRC input can come from either before or after soft-volume control and loudness processing.




Figure 1-17. DRC Positioning in TAS5504A Processing Flow

Submit Documentation Feedback

Figure 1-18 illustrates a typical DRC transfer function.




Figure 1-18. DRC Transfer Function Structure

The three regions shown in Figure 1-18 are defined by three sets of programmable coefficients:

- Thresholds T1 and T2—define region boundaries.
- Offsets O1 and O2—define the DRC gain coefficient settings at thresholds T1 and T2, respectively.
- Slopes k0, k1, and k2—define whether compression or expansion is to be performed within a given region. The magnitudes of the slopes define the degree of compression or expansion to be performed.

The three sets of parameters are all defined in logarithmic space and adhere to the following rules:

- The maximum input sample into the DRC is referenced at 0 dB. All values below this maximum value then have negative values in logarithmic (dB) space.
- The samples input into the DRC are 32-bit words and consist of the upper 32 bits of the 48-bit word format used by the digital audio processor (DAP). The 48-bit DAP word is derived from the 32-bit serial data received at the serial audio receive port by adding 8 bits of headroom above the 32-bit word and 8 bits of computational precision below the 32-bit word. If the audio-processing steps between the SAP input and the DRC input result in no accumulative boost or cut, the DRC operates on the 8 bits of headroom and the 24 MSBs of the audio sample. Under these conditions, a 0-dB (maximum value) audio sample (0x7FFF FFFF) is seen at the DRC input as a -48-dB sample (8 bits × -6 dB/bit = -48 dB).
- Thresholds T1 and T2 define, in dB, the boundaries of the three regions of the DRC, as referenced to
 the rms value of the data in the DRC. Zero-valued threshold settings reference the maximum-valued
 rms input into the DRC, and negative-valued thresholds reference all other rms input levels.
 Positive-valued thresholds have no physical meaning and are not allowed. In addition, zero-valued
 threshold settings are not allowed.

Although the DRC input is limited to 32-bit words, the DRC itself operates using the 48-bit word format of the DAP. The 32-bit samples input into the DRC are placed in the upper 32 bits of this 48-bit word space. This means that the threshold settings must be programmed as 48-bit (25.23 format) numbers.

CAUTION

Zero-valued and positive-valued threshold settings are not allowed and cause unpredictable behavior if used.

 Offsets O1 and O2 define, in dB, the attenuation (cut) or gain (boost) applied by the DRC-derived gain coefficient at the threshold points T1 and T2, respectively. Positive offsets are defined as cuts, and thus boost or gain selections are negative numbers. Offsets must be programmed as 48-bit (25.23-format) numbers.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

 Slopes k0, k1, and k2 define whether compression or expansion is to be performed within a given region, and the degree of compression or expansion to be applied. Slopes are programmed as 28-bit (5.23-format) numbers.

1.4.11.1 DRC Implementation

The three elements comprising the DRC: (1) an rms estimator, (2) a compression/expansion coefficient computation engine, and (3) an attack/decay controller. DRC1 applies to channels 1–3, and DRC2 applies only to channel 4. DRC1 uses I²C registers 0x98–0x9C, and DRC2 uses I²C registers 0x9D–0xA1.

 RMS estimator—This DRC element derives an estimate of the rms value of the audio data stream into the DRC. For DRC1 (Ch1–Ch3), the individual channel estimates are computed. The outputs of the estimators are then compared, sample-by-sample, and the larger-valued sample is forwarded to the compression/expansion coefficient computation engine.

Two programmable parameters (I^2C 0x98), E and (1 – E), set the effective time window over which the rms estimate is made. For the DRC1 block, the programmable parameters apply to all rms estimators. The time window over which the rms estimation is computed can be determined by:

$$t_{window} = \frac{-1}{f_{S} \ell n (1 - E)}$$

- Compression/expansion coefficient computation—This DRC element converts the output of the rms
 estimator to a logarithmic number, determines the region where the input resides, and then computes
 and outputs the appropriate coefficient to the attack/decay element. Seven programmable
 parameters—T1, T2, O1, O2, k0, k1, and k2—define the three compression/expansion regions
 implemented by this element.
- Attack/decay control—This DRC element controls the transition time of changes in the coefficient computed in the compression/expansion coefficient computation element. Four programmable parameters define the operation of this element. Parameters D and (1 D) set the decay or release time constant to be used for volume boost (expansion). Parameters A and (1 A) set the attack time constant to be used for volume cuts. The transition time constants can be determined by:

$$t_a = \frac{-1}{f_S \, \ell n (1-A)} \qquad \qquad t_d = \frac{-1}{f_S \, \ell n (1-D)} \label{eq:ta}$$

Figure 1-19 shows how the TAS5504A attack and decay are defined. Note that this is opposite of some definitions of attack and decay.




Figure 1-19. TAS5504A Attack and Decay Definition

1.4.11.2 Compression/Expansion Coefficient Computation Engine Parameters

Seven programmable parameters are assigned to each DRC block: two threshold parameters—T1 and T2, two offset parameters-O1 and O2, and three slope parameters-k0, k1, and k2. The threshold parameters establish the three regions of the DRC transfer curve; the offsets anchor the transfer curve by establishing known gain settings at the threshold levels; and the slope parameters define whether a given region is a compression or an expansion region.

The audio input stream into the DRC must pass through DRC-dedicated programmable input mixers. These mixers are provided to scale the 32-bit input into the DRC to account for the positioning of the audio data in the 48-bit DAP word and the net gain or attenuation in signal level between the SAP input and the DRC. The selection of threshold values must take the gain (attenuation) of these mixers into account. The DRC implementation examples that follow illustrate the effect these mixers have on establishing the threshold settings.

T2 establishes the boundary between the high-volume region and the mid-volume region. T1 establishes the boundary between the mid-volume region and the low-volume region. Both thresholds are set in logarithmic space, and which region is active for any given rms estimator output sample is determined by the logarithmic value of the sample.

Threshold T2 serves as the fulcrum or pivot point in the DRC transfer function. O2 defines the boost (> 0 dB) or cut (< 0 dB) implemented by the DRC-derived gain coefficient for an rms input level of T2. If O2 = 0 dB, the value of the derived gain coefficient is 1 (0x0080 0000 in 5.23 format). k2 is the slope of the DRC transfer function for rms input levels above T2, and k1 is the slope of the DRC transfer function for rms input levels below T2 (and above T1). The labeling of T2 as the fulcrum stems from the fact that there cannot be a discontinuity in the transfer function at T2. The user can, however, set the DRC parameters to realize a discontinuity in the transfer function at the boundary defined by T1. If no discontinuity is desired at T1, the value for the offset term O1 must obey the following equation.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

$$O1_{No\ Discontinuity} = |T1 - T2| \times k1 + O2$$
 For $(|T1| \ge |T2|)$

T1 and T2 are the threshold settings in dB, k1 is the slope for region 1, and O2 is the offset in dB at T2. If the user chooses to select a value of O1 that does not obey the preceding equation, a discontinuity at T1 is realized.

Going down in volume from T2, the slope k1 remains in effect until the input level T1 is reached. If, at this input level, the offset of the transfer function curve from the 1:1 transfer curve does not equal O1, a discontinuity occurs at this input level as the transfer function is snapped to the offset called for by O1. If no discontinuity is wanted, O1 and/or k1 must be adjusted so that the value of the transfer curve at the input level T1 is offset from the 1:1 transfer curve by the value O1. The examples that follow illustrate both continuous and discontinuous transfer curves at T1.

Going down in volume from T1, starting at the offset level O1, the slope k0 defines the compression/expansion activity in the lower region of the DRC transfer curve.

1.4.11.2.1 Threshold Parameter Computation

For thresholds.

$$T_{dB} = -6.0206T_{INPUT} = -6.0206T_{SUB\ ADDRESS\ ENTRY}$$

If, for example, it is desired to set T1 = -64 dB, then the subaddress entry required to set T1 to -64 dB is:

$$T1_{SUB_ADDRESS_ENTRY} = \frac{-64}{-6.0206} = 10.63$$

T1 is entered as a 48-bit number in 25.23 format. Therefore:

1.4.11.2.2 Offset Parameter Computation

The offsets set the boost or cut applied by the DRC-derived gain coefficient at the threshold point. An equivalent statement is that offsets represent the departure of the actual transfer function from a 1:1 transfer at the threshold point. Offsets are 25.23-formatted, 48-bit logarithmic numbers. They are computed by the following equation.

$$O_{INPUT} = \frac{O_{DESIRED} + 24.0824 \text{ dB}}{6.0206}$$

Gains or boosts are represented as negative numbers; cuts or attenuation are represented as positive numbers. For example, to achieve a boost of 21 dB at threshold T1, the I²C coefficient value entered for O1 must be:

$$O1_{INPUT} = \frac{-21 \text{ dB} + 24.0824 \text{ dB}}{6.0206} = 0.51197555$$

= 0.1000 0011 0001 1101 0100
= 0x0000 0041 886A in 25.23 format

More examples of offset computations are included in the following examples.

1.4.11.2.3 Slope Parameter Computations

In developing the equations used to determine the subaddress of the input value required to realize a given compression or expansion within a given region of the DRC, the following convention is adopted.

DRC transfer = Input increase : Output increase

If the DRC realizes an output increase of n dB for every dB increase in the rms value of the audio into the DRC, a 1: n expansion is being performed. If the DRC realizes a 1-dB increase in output level for every n-dB increase in the rms value of the audio into the DRC, an n: 1 compression is being performed.

For 1: n expansion, the slope k can be found by:

$$k = n - 1$$

For n : 1 compression, the slope k can be found by: $k = \frac{1}{n} - 1$

In both expansion (1:n) and compression (n:1), n is implied to be greater than 1. Thus, for expansion:

k = n - 1 means k > 0 for n > 1. Likewise, for compression, $k = \frac{1}{n} - 1$ means -1 < k < 0 for n > 1. Thus, it appears that k must always lie in the range k > -1.

The DRC imposes no such restriction, and k can be programmed to values as negative as -15.999. To determine what results when such values of k are entered, it is first helpful to note that the compression and expansion equations for k are actually the same equation. For example, a 1:2 expansion is also a 0.5:1 compression.

0.5 : 1 compression
$$\Rightarrow k = \frac{1}{0.5} - 1 = 1$$

1 : 2 expansion $\Rightarrow k = 2 - 1 = 1$

As can be seen, the same value for k is obtained either way. The ability to choose values of k less than -1 allows the DRC to implement negative-slope transfer curves within a given region. Negative-slope transfer curves are usually not associated with compression and expansion operations, but the definition of these operations can be expanded to include negative-slope transfer functions. For example, if k = -4

Compression equation:
$$k = -4 = \frac{1}{n} - 1 \Rightarrow n = -\frac{1}{3} \Rightarrow -0.3333$$
: 1 compression
Expansion equation: $k = -4 = n - 1 \Rightarrow n = -3 \Rightarrow 1$: -3 expansion

With k = -4, the output decreases 3 dB for every 1-dB increase in the rms value of the audio into the DRC. As the input increases in volume, the output decreases in volume.

1.4.12 Output Mixer

The TAS5504A provides a 4×2 output mixer for channels 1 and 2. For channels 3 and 4, the TAS5504A provides a 4 × 3 output mixer. These mixers allow each output to be any ratio of any two (three) signal-processed channels. The control parameters for the output crossbar mixer are programmable via the I²C interface. All of the TAS5504A features are available when the 8×2 and 8×3 output mixers are configured in the pass-through output mixer configuration, where the audio data from each DAP channel maps directly to the corresponding PWM channel (i.e., DAP channel 1 to PWM channel 1, etc).

It is recommended to use the default settings for the output mixers. However, If the DAP channels are remapped from the default certain limitations must be considered:

- Individual channel mute should not be used.
- The sum of the minimum channel volume and master colume should not be below -109 dB.








Figure 1-20. Output Mixers

1.4.13 PWM

The TAS5504A has four channels of high-performance digital PWM modulators that are designed to drive switching output stages (back ends) in both single-ended (SE) and H-bridge (bridge-tied load) configurations. The TAS5504A device uses noise-shaping and sophisticated error correction algorithms to achieve high power efficiency and high-performance digital audio reproduction. The TAS5504A uses an AD1 PWM modulation combined with a 5th-order noise shaper to provide a 102-dB SNR from 20 Hz to 20 kHz.

The PWM section accepts 32-bit PCM data from the DAP and outputs four PWM audio output channels.

The TAS5504A PWM section output supports both single-ended and bridge-tied loads.

The PWM section provides a headphone PWM output to drive an external differential amplifier like the TPA112. The headphone circuit uses the PWM modulator for channels 1 and 2. The headphone does not operate while the back-end drive channels are operating. The headphone is enabled via a headphone select terminal or I²C command.

The PWM section has individual channel dc-blocking filters that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz.

The PWM section has individual channel de-emphasis filters for 32, 44.1, and 48 kHz that can be enabled and disabled.

The PWM section also contains the power-supply volume control (PSVC) PWM.

The interpolator, noise shaper, and PWM sections provide a PWM output with the following features:

- Up to 8× oversampling.
 - 8× at f_S = 44.1 kHz, 48 kHz, 32 kHz, 38 kHz

www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

- $-4 \times at f_S = 88.2 \text{ kHz}, 96 \text{ kHz}$
- 2× at f_S = 176.4 kHz, 192 kHz
- 5th-order noise shaping
- 102-dB dynamic range 0-20 kHz (TAS5504A + TAS5111 system measured at speaker terminals)
- Adjustable maximum modulation limit of 93.8% to 99.2%
- 3.3-V digital signal

1.4.13.1 DC Blocking (High-Pass Enable/Disable)

Each input channel incorporates a 1st-order digital high-pass filter to block potential dc components. The filter -3-dB point is approximately 0.89 Hz at the 44.1-kHz sampling rate. The high-pass filter can be enabled and disabled via I²C system control register 1 (0x03 bit D7). The default setting is 1 (high-pass filter enabled).

1.4.13.2 De-Emphasis Filter

For audio sources that have been preemphasized, a precision 50-μs/15-μs de-emphasis filter is provided to support the sampling rates of 32 kHz, 44.1 kHz, and 48 kHz. Figure 1-21 shows a graph of the de-emphasis filtering characteristics. De-emphasis is set using 2 bits in the system control register.




Figure 1-21. De-Emphasis Filter Characteristics

1.4.13.3 Power-Supply Volume Control (PSVC)

The TAS5504A supports volume control by both conventional digital gain/attenuation and by a combination of digital and analog gain/attenuation. Varying the H-bridge power-supply voltage performs the analog volume control function. The benefits of using PSVC are reduced idle channel noise, improved signal resolution at low volumes, increased dynamic range, and reduced radio frequency emissions at reduced power levels. The PSVC is enabled via I²C. When enabled, the PSCV provides a PWM output that is filtered to provide a reference voltage for the power supply. The power-supply adjustment range can be set for -12, -18, or -24 dB, to accommodate a range of variable power-supply designs.

Figure 1-22 and Figure 1-23 show how power supply and digital gains can be used together.

The volume biquad (0xCF) can be used to implement a low-pass filter in the digital volume control to match the PSVC volume transfer function.






Figure 1-22. Digital and Power-Supply Gains (Log Space)




Figure 1-23. Digital and Power-Supply Gains (Linear Space)

1.4.13.4 AM Interference Avoidance

Digital amplifiers can degrade AM reception as a result of their RF emissions. Texas Instruments patented AM interference avoidance circuit provides a flexible system solution for a wide variety of digital audio architectures. During AM reception, the TAS5504A adjusts the radiated emissions to provide an emission-clear zone for the tuned AM frequency. The inputs to the TAS5504A for this operation are the tuned AM frequency, the IF frequency, and the sample rate. The sample rate is automatically detected.

www.ti.com

4-Channel Digital Audio PWM Processor




Figure 1-24. Block Diagrams of Typical Systems Requiring TAS5504A **Automatic AM Interference Avoidance Circuit**

Submit Documentation Feedback



SLES169B-FEBRUARY 2006-REVISED JUNE 2009

2 TA5504A Controls and Status

The TAS5504A provides control and status information from both the I²C registers and device pins.

This section describes some of these controls and status functions. The I²C summary and detailed register descriptions are contained in Section 5 and Section 6 of this document, respectively.

2.1 I²C Status Registers

The TAS5504A has two status registers that provide general device information. These are the general status register 0 (0x01) and the error status register (0x02).

2.1.1 General Status Register (0x01)

- · Device identification code
- Clip indicator The TAS5504A has a clipping indicator. Writing to the register clears the indicator.

2.1.2 Error Status Register (0x02)

- No internal errors (the valid signal is high)
- A clock error has occurred These are sticky bits that are cleared by writing to the register.
 - LRCLK error When the number of MCLKs per LRCLK is incorrect
 - SCLK error When the number of SCLKS per LRCLK is incorrect
 - Frame slip When the number of MCLKs per LRCLK changes by more than 10 MCLK cycles
 - PLL phase-lock error
- This error status register is normally used for system development only.

2.2 TAS5504A Pin Controls

The TAS5504A provides a number of terminal controls to manage the device operation. These controls are:

- RESET
- PDN
- BKND ERR
- HP SEL
- MUTE

2.2.1 Reset (RESET)

The TAS5504A is placed in the reset mode by setting the $\overline{\text{RESET}}$ terminal low or by the power-up-reset circuitry when power is applied.

RESET is an asynchronous control signal that restores the TAS5504A to the hard-mute state (M-state). Master volume is immediately set to full attenuation (there is no ramp down). Reset initiates the device reset without an MCLK input. As long as the RESET terminal is held low, the device is in the reset state. During reset, all I²C and serial data bus operations are ignored.

Table 2-1 shows the device output signals while \overline{RESET} is active.

Table 2-1. Device Outputs During Reset

SIGNAL	SIGNAL STATE
Valid	Low
PWM P-outputs	Low (M-State)
PWM M-outputs	Low (M-State)
SDA	Signal input (not driven)

TA5504A Controls and Status

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

Because RESET is an asynchronous signal, clicks and pops produced during the application (the leading edge) of RESET cannot be avoided. However, the transition from the M-state to the operational state is performed using a quiet start-up sequence to minimize noise. This control uses the PWM reset and unmute sequence to shut down and start up the PWM. A detailed description of these sequences is contained in the PWM section. If a completely quiet reset or power-down sequence is desired, MUTE should be applied before applying RESET.

The rising edge of the reset pulse begins device initialization before the transition to the operational mode. During device initialization, all controls are reset to their initial states. Table 2-2 shows the default control settings following a reset.

Table 2-2. Values Set During Reset

CONTROL	SETTING
Output mixer configuration	0xD0 bit 30 = 0 (remapped output mixer configuration)
High pass	Enabled
Unmute from clock error	Hard unmute
Input automute	Enabled
Output automute	Enabled
De-emphasis	De-emphasis disabled
Serial data interface format	I ² S, 24-bit
Individual channel mute	No channels are muted
Automute delay	5 ms
Automute threshold 1	< 8 bits
Automute threshold 2	Same as automute threshold 1
Modulation limit	Maximum modulation limit of 97.7% (NOTE: some power stages)
Volume and mute update rate	Volume ramp 88.2 ms
Treble and bass slew rate	Update every 1.31 ms
Bank switching	Manual bank selection is enabled
Biquad coefficients	Set to all pass
Input mixer coefficients	Input N -> Channel N, no attenuation
Output mixer coefficients	Channel N -> Output N, no attenuation
Subwoofer sum into Ch1 and Ch2	Gain of 0
Ch1 and Ch2 sum in subwoofer	Gain of 0
Bass and treble bypass/inline	Bypass
DRC bypass/inline	Bypass
DRC	DRC disabled, default values
Master volume	Mute
Individual channel volumes	0 dB
All bass and treble indexes	0x12 neutral
Treble filter sets	Filter set 3
Bass filter sets	Filter set 3
Loudness	Loudness disabled, default values
AM interference enable	Disabled
AM interference IF	455 kHz
AM interference select sequence	1
7 W Interiorence select sequence	



SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

After the initialization time, the TAS5504A starts the transition to the operational state with the master volume set at mute.

Because the TAS5504A has an external crystal time base, following the release of reset, the TAS5504A sets the MCLK and data rates and performs the initialization sequences. The PWM outputs are held at a mute state until the master volume is set to a value other than mute via I²C.

2.2.2 Power Down (PDN)

The TAS5504A can be placed into the power-down mode by holding the $\overline{\text{PDN}}$ terminal low. When power-down mode is entered, both the PLL and the oscillator are shut down. Volume is immediately set to full attenuation (there is no ramp down). This control uses the PWM mute sequence that provides a low-click-and-pop transition to the M-state. A detailed description of the PWM mute sequence is contained in the PWM section.

Power down is an asynchronous operation that does not require MCLK to go into the power-down state. To initiate the power-up sequence requires MCLK to be operational and the TAS5504A to receive five MCLKs prior to the release of PDN.

As long as the \overline{PDN} terminal is held low, the device is in the power-down state with the PWM outputs in the M-state. During power down, all I²C and serial data bus operations are ignored. Table 2-3 shows the device output signals while \overline{PDN} is active.

 SIGNAL
 SIGNAL STATE

 Valid
 Low

 PWM P-outputs
 M-state = low

 PWM M-outputs
 M-state = low

 SDA
 Signal input

 PSVC
 M-state = low

Table 2-3. Device Outputs During Power Down

Following the application of \overline{PDN} , the TAS5504A does not perform a quiet shutdown to prevent clicks and pops produced during the application (the leading edge) of this command. The application of \overline{PDN} immediately performs a PWM stop. A quiet stop sequence can be performed by first applying \overline{MUTE} before \overline{PDN} .

When \overline{PDN} is released, the system goes to the end state specified by \overline{MUTE} and $\overline{BKND_ERR}$ pins and the I²C register settings.

The crystal time base allows the TAS5504A to determine the CLK rates. Once these rates are determined, the TAS5504A unmutes the audio.

2.2.3 Back-End Error (BKND_ERR)

Back-end error is used to provide error management for back-end error conditions. Back-end error is a level-sensitive signal. Back-end error can be initiated by bringing the BKND_ERR terminal low for a minimum of five MCLK cycles. When BKND_ERR is brought low, the PWM sets all channels into the PWM back-end error state. This state is described in the PWM section. Once the back-end error sequence is initiated, a delay of 5 ms is performed before the system starts the output re-initialization sequence. After the initialization time, the TAS5504A begins normal operation. Back-end error does not affect other PWM modulator operations

When BKND_ERR is low, the TAS5504A brings the PWM outputs 1–4 to a back-end error state, while not affecting any other internal settings or operations. Table 2-4 shows the device output signal states during back-end error.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

Table 2-4. Device Outputs During Back-End Error

SIGNAL	SIGNAL STATE
Valid	Low
PWM P-outputs	M-state = low
PWM M-outputs	M-state = low
HPPWM P-outputs	M-state - low
HPPWM M-outputs	M-state - low
SDA	Signal input (not driven)

2.2.4 Speaker/Headphone Selector (HP_SEL)

The HP SEL terminal enables the headphone output or the speaker outputs. The headphone output receives the processed data output from DAP and PWM channels 1 and 2.

When low, the headphone output is enabled. In this mode, the speaker outputs are disabled. When high, the speaker outputs are enabled and the headphone is disabled.

Changes in the pin logic level results in a state change sequence using soft mute to the M-state for both speaker and headphone followed by a soft unmute.

When HP SEL is low, the configuration of channels 1 and 2 is defined by the headphone configuration register. When HP_SEL is high, the channel 1 and 2 configuration registers define the configuration of channels 1 and 2.

2.2.5 *Mute* (*MUTE*)

The mute control provides a noiseless volume ramp to silence. Releasing mute provides a noiseless ramp to previous volume. The TAS5504A has both a master and individual channel mute commands. A terminal also is provided for the master MUTE. The active-low master mute I²C register and the MUTE terminal are logically ORed together. If either is set to low, a mute on all channels is performed. The master mute command operates on all channels.

When MUTE is invoked, the PWM output stops switching and then goes to an idle state.

The master mute terminal is used to support a variety of other operations in the TAS5504A, such as setting the interchannel delay, the biquad coefficients, the serial interface format, and the clock rates. A mute command by the master mute terminal, individual I²C mute, the AM interference mute sequence, the bank-switch mute sequence, or automute overrides an unmute command or a volume command. While a mute is active, the commanded channels are placed in a mute state. When a channel is unmuted, it goes to the last commanded volume setting that has been received for that channel.

2.3 **Device Configuration Controls**

The TAS5504A provides a number of system configuration controls that are set at initialization and following a reset.

- · Channel configuration
- Headphone configuration
- Audio system configurations
- Recovery from clock error
- Power-supply volume-control enable
- Volume and mute update rate
- Modulation index limit
- Master clock and data-rate controls
- Bank controls

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

2.3.1 Channel Configuration Registers

In order for the TAS5504A to have full control of the power stages, registers 0x05, 0x06, 0x0B, and 0x0C must be programmed to reflect the proper power stage and how each one should be controlled. Channel configuration registers consist of four registers, one for each channel.

The primary reason for using these registers is that different power stages require different handling during start up, mute/unmute, shutdown, and error recovery. The TAS5504A must select the sequence that gives the best click and pop performance and insure that the bootstrap capacitor is charged correctly during start-up. This sequence depends on which power stage is present at the TAS5504A output.

Table 2-5. Description of the Channel Configuration Registers (0x05, 0x06, 0x0B, 0x0C)

BIT	DESCRIPTION
D7	Enable/disable error recovery sequence. In case the BKND_ERR pin is pulled low, this register determines if this channel is to follow the error recovery sequence or to continue with no interruption.
D6	Determines if the power stage needs the TAS5504A VALID pin to go low to reset the power stage. Some power stages can be reset by a combination of PWM signals. For these devices, it is recommended to set this bit low, because the VALID pin is shared for power stages. This provides better control of each power stage.
D5	Determines if the power stage needs the TAS5504A VALID pin to go low to mute the power stage. Some power stages can be muted by a combination of PWM signals. For these devices, it is recommended to set this bit low, because the VALID pin is shared for power stages. This provides better control of each power stage.
D4	Inverts the PWM output. Inverting the PWM output can be an advantage if the power-stage input pins are opposite the TAS5504A PWM pinout. This makes routing on the PCB easier. To keep the phase of the output, the speaker terminals also must be inverted.
D3	When using the TAS5182 power stage, this bit must be set.
D2	Can be used to handle click and pop for some applications.
D1	This bit is normally used together with D2. For some power stages, both PWM signals must be high to get the desired operation of both speaker outputs to be low. This bit sets the PWM outputs high-high during mute.
D0	Not used

Table 2-6 lists the optimal setting for each output stage configuration. Note that the default value is applicable in all configurations except the TAS5182 SE/BTL configuration.

Table 2-6. Recommended TAS5504A Configurations for Texas Instruments Power Stages

DEVICE	ERROR RECOVERY	CONFIGURATION	D7	D6	D5	D4	D3	D2	D1	D0
	D=0	BTL	1	1	1	0	0	0	0	0
TAS5111	RES	BTL 1 1 1 0 0 0 0 SE 1 1 1 0 0 0 0 BTL 0 1 1 0 0 0 0 SE 0 1 1 0 0 0 0 SE 1 1 0 0 0 0 0 BTL 0 1 0 0 0 0 0 SE 0 1 0 0 0 0 0 BTL 1 1 1 0 0 0 0 BTL 1 1 1 0 0 0 0	0	0						
(default)	AUT	BTL	0	1	1	0	0	0	0	0
	AUT	SE	0	1	1	0	0	0	0	0
	RES	BTL	1	1	0	0	0	0	0	0
TAS5112	KES	SE	1	1	0	0	0	0	0 0 0 0 0	0
1433112	ALIT	BTL	0	1	0	0	0	0	0	0
	AUT	SE	0	1	0	0	0	0	0	0
TAS5182	RES	BTL	1	1	1	0	1	0	0	0
1400102	KES	SE	1	1	1	0	1	0	0	0

RES: The output stage requires VALID to go low to recover from a shutdown.

AUT: The power stage can autorecover from a shutdown.

BTL: Bridge-tied load configuration

SE: Single-ended configuration

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

2.3.2 Headphone Configuration Registers

The headphone configuration controls are identical to the speaker configuration controls. The headphone configuration control settings are used in place of the speaker configuration control settings for channels 1 and 2 when the headphones are selected. In reality, however, only one configuration setting is used for headphones, and that is the default setting.

2.3.3 Audio System Configurations

The TAS5504A can be configured to comply with various audio systems.

The audio system configuration is set in the general control register (0xE0). Bits D31-D4 must be zero and D0 is don't care.

D3—Must always be 0 (default). Note that the subwoofer cannot be used as lineout when the PSVC is enabled (D3 is a write-only bit).

D2—Enable/disable power-supply volume control

D3-D1 must be configured for the audio system in the application, as shown in Table 2-7.

Table 2-7. Audio System Configuration (General Control Register 0xE0)

AUDIO SYSTEM	D31-D4	D3	D2	D1	D0
DEFAULT	0	0	0	0	Х
3.1 channels NOT using PSVC	0	0	0	1	Х
4 channels using PSVC	0	0	1	1	Х
3.1 channels using PSVC	0	0	1	1	Х

2.3.4 Recovery from Clock Error

The TAS5504A can be set either to perform a volume ramp-up during the recovery sequence of a clock error or simply to come up in the last state (or desired state if a volume or tone update was in progress). This feature is enabled via I²C system control register 0x03.

2.3.5 Power-Supply Volume-Control Enable

The power-supply volume control (PSVC) can be enabled and disabled via I²C register 0xE0. The subwoofer PWM output is always controlled by the PSVC. When using PSVC, the subwoofer cannot be used as lineout.

2.3.6 Volume and Mute Update Rate

The TAS5504A has fixed soft-volume and mute-ramp durations. The ramps are linear. The soft-volume and mute-ramp rates are adjustable by programming the I²C register 0xD0 for the appropriate number of steps to be 512, 1024, or 2048. The update is performed at a fixed rate regardless of the sample rate.

- In normal speed, the update rate is 1 step every 4/f_S seconds.
- In double speed, the update is 1 step every 8/f_S seconds.
- In quad speed, the update is 1 step every 16/f_S seconds.

Because of processor loading, the update rate can increase for some increments by 1/f_S to 3/f_S. However, the variance of the total time to go from 18 dB to mute is less than 25%.

Table 2-8. Volume Ramp Rates in ms

NUMBER OF STEPS	SAMPLE RATE (kHz)				
	44.1, 88.2, 176.4	32, 48, 96, 192			
512	46.44 ms	42.67 ms			
1024	92.88 ms	85.33 ms			
2048	185.76 ms	170.67 ms			

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

2.3.7 Modulation Index Limit

Pulse-width modulation (PWM) is a linear function of the audio signal. When the audio signal is 0, the PWM is 50%. When the audio signal increases toward full scale, the PWM increases toward 100%. For negative signals, the PWM falls below 50% towards 0%.

However, there is a limit to the maximum modulation possible. During the off-time period, the power stage connected to the TAS5504A output must get ready for the next on-time period. The maximum possible modulation is then set by the power-stage requirements. The modulation index limit setting is 97.7%; however, some power stages require a lower modulation index limit. See the applicable power-stage data sheet for details on setting the modulation index limit.

2.4 Master Clock and Serial Data Rate Controls

The TAS5504A functions only as a receiver of the MCLK (master clock), SCLK (shift clock), and LRCLK (left/right clock) signals that controls the flow of data on the four serial data interfaces. The 13.5-MHz external crystal allows the TAS5504A to detect MCLK and the data rate automatically.

The MCLK frequency can be $64 \times f_S$, $128 \times f_S$, $196 \times f_S$, $256 \times f_S$, $384 \times f_S$, $512 \times f_S$, or $768 \times f_S$.

The TAS5504A operates with the serial data interface signals LRCLK and SCLK synchronized to MCLK. However, there is no constraint as to the phase relationship of these signals. The TAS5504A accepts a $64 \times f_S$ SCLK rate and a $1 \times f_S$ LRCLK.

If the phase of SCLK or LRCLK drifts more than ±10 MCLK cycles since the last reset, the TAS5504A senses a clock error and resynchronizes the clock timing.

The clock and serial data interface have several control parameters:

- MCLK ratio (64 f_S , 128 f_S , 196 f_S , 256 f_S , 384 f_S , 512 f_S , or 768 f_S) I^2 C parameter
- Data rate (32, 38, 44.1,48, 88.2, 96, 176.4, 192 kHz) I²C parameter
- AM mode enable/disable I²C parameter

During AM interference avoidance, the clock control circuitry uses three other configuration inputs:

- Tuned AM frequency (for AM interference avoidance) (550 kHz–1750 kHz) I²C parameter
- Frequency set select (1–4) I²C parameter
- Sample rate I²C parameter or autodetected

2.4.1 PLL Operation

The TAS5504A uses two internal clocks generated by two internal phase-locked loops (PLLs), the digital PLL (DPLL) and the analog PLL (APLL). The APLL provides the reference clock for the PWM. The DPLL provides the reference clock for the digital audio processor and the control logic.

The master clock MCLK input provides the input reference clock for the APLL. The external 13.5-MHz crystal provides the input reference clock for the DPLL. The crystal provides a time base to support a number of operations, including the detection of the MCLK ratio, the data rate, and clock error conditions. The crystal time base provides a constant rate for all controls and signal timing.

Even if MCLK is not present, the TAS5504A can receive and store I²C commands and provide status.

2.5 Bank Controls

The TAS5504A permits the user to specify and assign sample-rate-dependent parameters for biquad, loudness, DRC, and tone in one of three banks that can be manually selected or selected automatically based on the data sample rate. Each bank can be enabled for one or more specific sample rates via I²C bank control register 0x40. Each bank set holds the following values:

- Coefficients for seven biquads $(7 \times 5 = 35 \text{ coefficients})$ for each of the four channels (registers 0x51-0x88)
- Coefficients for one loudness biquad (register 0x95)

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

- DRC1 energy and (1 energy) values (register 0x98)
- DRC1 attack, (1 attack), decay, (1 decay) values (register 0x9C)
- DRC2 energy and (1 energy) values (register 0x9D)
- DRC2 attack, (1 attack), decay, (1 decay) values (register 0xA1)
- Five bass filter-set selections (register 0xDA)
- Five treble filter-set selections (register 0xDC)

The default selection for bank control is manual bank with bank 1 selected. Note that if bank switching is used, bank 2 and bank 3 must be programmed on power up because the default values are all zeroes. If bank switching is used and bank 2 and bank 3 are not programmed correctly, then the output of the TAS5504A could be muted when switching to those banks.

2.5.1 Manual Bank Selection

The three bank selection bits of the bank control register allow the appropriate bank to be manually selected (000 = bank 1, 001 = bank 2, 010 = bank 3). In the manual mode, when a write occurs to the biquad, DRC, or loudness coefficients, the currently selected bank is updated. If audio data is streaming to the TAS5504A during a manual bank selection, the TAS5504A first performs a mute sequence, then performs the bank switch, and finally restores the volume using an unmute sequence.

A mute command initiated by the bank-switch mute sequence overrides an unmute command or a volume command. While a mute is active, the commanded channels are muted. When a channel is unmuted, the volume level goes to the last commanded volume setting that has been received for that channel.

If MCLK or SCLK is stopped, the TAS5504A performs a bank-switch operation. If the clocks should start up once the manual bank-switch command has been received, the bank switch operation is performed during the 5-ms silent start sequence.

2.5.2 Automatic Bank Selection

To enable automatic bank selection, a value of 3 is written into the bank selection bits of the bank control register. Banks are associated with one or more sample rates by writing values into the bank 1 or bank 2 data-rate selection registers. The automatic base selection is performed when a frequency change is detected according to the following scheme:

- 1. The system scans bank-1 data rate associations to see if the bank 1 is assigned for that data rate.
- 2. If bank 1 is assigned, then the bank-1 coefficients are loaded.
- 3. If bank 1 is not assigned, the system scans the bank 2 to see if bank 2 is assigned for that data rate.
- 4. If bank 2 is assigned, then the bank-2 coefficients are loaded.
- 5. If bank 2 is not assigned, the system loads the bank-3 coefficients.

The default is that all frequencies are enabled for bank 1. This default is expressed as a value of all 1s in the bank-1 autoselection byte and all 0s in the bank-2 autosection byte.

2.5.2.1 Coefficient Write Operations While Automatic Bank Switch Is Enabled

In automatic mode, if a write occurs to the tone, EQ, DRC, or loudness coefficients, the bank that is written to is the current bank.

2.5.3 Bank Set

Bank set is used to provide a secure way to update the bank coefficients in both the manual and automatic switching modes without causing a bank switch to occur. Bank-set mode does not alter the current bank register mapping. It simply enables any bank's coefficients to be updated while inhibiting any bank switches from taking place. In manual mode, this enables the coefficients to be set without switching banks. In automatic mode, this prevents a clock error or data-rate change from corrupting a bank coefficient write.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www ti com

To update the coefficients of a bank, a value of 4, 5, or 6 is written into in the bank selection bits of the bank control register. This enables the tone, EQ, DRC, and loudness coefficient values of bank 1, 2, or 3, respectively, to be updated.

Once the coefficients of the bank have been updated, the bank selection bits are then returned to the desired manual or automatic bank selection mode.

2.5.4 Bank-Switch Timeline

After a bank switch is initiated (manual or automatic), no I²C writes to the TAS5504A should occur before a minimum of 186 ms. This value is determined by the volume ramp rates for a particular sample rate.

2.5.5 Bank Switching Example 1

Problem: The audio unit containing a TAS5504A needs to handle different audio formats with different sample rates. Format #1 requires $f_S = 32$ kHz, format #2 requires $f_S = 44.1$ kHz, and format #3 requires $f_S = 48$ kHz. The sample-rate dependent parameters in the TAS5504A require different coefficients and data, depending on the sample rate.

Strategy: Use the TAS5504A bank switching feature to allow for managing and switching three banks associated with the three sample rates, 32 kHz (bank 1), 44.1 kHz (bank 2), and 48 kHz (bank 3).

One possible algorithm is to generate, load, and automatically manage bank switching for this problem:

- 1. Generate bank-related coefficients for sample rates of 32 kHz, 44.1 kHz, and 48 kHz and include the same in the microprocessor-based TAS5504A I²C firmware.
- 2. On TAS5504A power up or reset, the microprocessor runs the following TAS5504A initialization code:
 - a. Update bank 1 (write 0x0004 8040 to register 0x40).
 - b. Write bank-related I²C registers with appropriate values for bank 1.
 - c. Write bank 2 (write 0x0005 8040 to register 0x40).
 - d. Load bank-related I²C registers with appropriate values for bank 2.
 - e. Write bank 3 (write 0x0006 8040 to register 0x40).
 - f. Load bank-related I²C registers with appropriate values for bank 3.
 - g. Select automatic bank switching (write 0x0003 8040 to register 0x40).
- 3. Now when the audio media changes, the TAS5504A automatically detects the incoming sample rate and automatically switches to the appropriate bank.

In this example, any sample rates other then 32 kHz and 44.1 kHz use bank 3. If other sample rates are used, then the banks must be set up differently.

2.5.6 Bank Switching Example 2

Problem: The audio system uses all of the sample rates supported by the TAS5504A. How can the automatic bank switching be set up to handle this situation?

Strategy: Use the TAS5504A bank switching feature to allow for managing and switching three banks associated with sample rates as follows:

- Bank 1: Coefficients for 32 kHz, 38 kHz, 44.1 kHz, and 48 kHz
- Bank 2: Coefficients for 88.2kHz and 96 kHz
- Bank 3: Coefficients for 176.4 kHz and 192 kHz

One possible algorithm is to generate, load, and automatically manage bank switching for this problem:

- 1. Generate bank-related coefficients for sample rates 48 kHz (bank 1), 96 kHz (bank 2), and 192 kHz (bank 3) and include the same in the microprocessor-based TAS5504A I²C firmware.,
- 2. On TAS5504A power up or reset, the microprocessor runs the following TAS5504A initialization code:
 - a. Update bank 1 (write 0x0004 F00C to register 0x40).
 - b. Write bank-related I²C registers with appropriate values for bank 1.
 - c. Write bank 2 (write 0x0005 F00C to register 0x40).



SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

- d. Load bank-related I²C registers with appropriate values for bank 2.
- e. Write bank 3 (write 0x0006 F00C to register 0x40).
- f. Load bank-related I²C registers with appropriate values for bank 3.
- g. Select automatic bank switching (write 0x0003 F00C to register 0x40).
- 3. Now when the audio media changes, the TAS5504A automatically detects the incoming sample rate and automatically switches to the appropriate bank.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

3 **Electrical Specifications**

3.1 Absolute Maximum Ratings⁽¹⁾

	Supply voltage,	DVDD and DVD_PWM	−0.3 V to 3.6 V
	Supply voltage,	AVDD_PLL	–0.3 V to 3.6 V
		3.3-V digital input	-0.5 V to DVDD + 0.5 V
	Input voltage	5-V tolerant ⁽²⁾ digital input	-0.5 V to 6 V
		1.8-V LVCMOS ⁽³⁾	-0.5 V to VREF ⁽⁴⁾ + 0.5 V
I _{IK}	Input clamp curi	rent (V _I < 0 or V _I > 1.8 V	±20 μA
lok	Output clamp cu	urrent (V _O < 0 or V _O > 1.8 V)	±20 μA
T _A	Operating free-air temperature		0°C to 70°C
T _{stg}	Storage tempera	ature range	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 5-V tolerant inputs are RESET, PDN, MUTE, HP_SEL, SCLK, LRCLK, MCLK, SDIN1, SDIN2, SDIN3, SDIN4, SDA, and SCL.

VRA_PLL, VRD_PLL, VR_DPLL, VR_DIG, VR_PWM

3.2 Dissipation Rating Table (High-k Board, 105°C Junction)

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
PAG	1869 mW	23.36 mW/°C	818 mW

3.3 Dynamic Performance at Recommended Operating Conditions at 25°C

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Dynamic range	nge TAS5504A + TAS5111 A-weighted (f _S = 48 kHz)				dB
Total harmonia diatortian	TAS5111 at 1 W		0.1%		
Total harmonic distortion	TAS5504A output		0.01%		
Fraguency reconces	32-kHz to 96-kHz sample rates		±0.1		dB
Frequency response	176.4-, 192-kHz sample rates		±0.2		uВ

3.4 **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
	Digital supply voltage, DVDI	and DVDD_PWM	3	3.3	3.6	V
	Analog supply voltage, AVD	D_PLL	3	3.3	3.6	V
		3.3 V	2			
V_{IH}	High-level input voltage	5-V tolerant ⁽¹⁾	2			V
		1.8-V LVCMOS (XTL_IN)	1.26			
		3.3 V			8.0	
V_{IL}	Low-level input voltage	5-V tolerant ⁽¹⁾			8.0	V
		1.8-V (XTL_IN)			0.54	
T _A	Operating ambient-air tempe	rature range	0	25	70	°C
T_{J}	Operating junction temperate	ure range	0		105	°C

(1) 5-V tolerant inputs are RESET, PDN, MUTE, HP_SEL, SCLK, LRCLK, MCLK, SDIN1, SDIN2, SDIN3, SDIN4, SDA, and SCL.

⁽⁴⁾ VREF is a 1.8-V supply derived from regulators internal to the TAS5504A chip. VREF is on terminals VRA_PLL, VRD_PLL, VR_DPLL, VR_DIG, and VR_PWM. These terminals are provided to permit use of external filter capacitors, but should not be used to source power to external devices.

www.ti.com

3.5 **Electrical Characteristics**

Over recommended operating conditions (unless otherwise noted)

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
M	Lligh lovel output valtage	3.3-V TTL and 5-V ⁽¹⁾ tolerant	$I_{OH} = -4 \text{ mA}$	2.4			V
V _{OH}	High-level output voltage	1.8-V LVCMOS (XTL_OUT)	$I_{OH} = -0.55 \text{ mA}$	1.44			V
V	Low lovel output voltage	3.3-V TTL and 5-V ⁽¹⁾ tolerant	I _{OL} = 4 mA			0.5	V
V _{OL}	Low-level output voltage	1.8-V LVCMOS (XTL_OUT)	I _{OL} = 0.75 mA			0.5	V
I_{OZ}	High-impedance output current	3.3-V TTL				±20	μΑ
		3.3-V TTL	$V_I = V_{IL}$			±1	
I _{IL}	Low-level input current	1.8-V LVCMOS (XTL_IN)	$V_I = V_{IL}$			±1	μΑ
		5-V tolerant ⁽²⁾	V _I = 0 V, DVDD = 3 V			±1	
		3.3-V TTL	$V_I = V_{IH}$			±1	
I _{IH}	High-level input current	1.8-V LVCMOS (XTL_IN)	$V_I = V_{IH}$			±1	μΑ
		5-V tolerant ⁽²⁾	V _I = 5.5 V, DVDD = 3 V			±20	
			$f_S = 48 \text{ kHz}$		140		
		Digital cumply valtage DVDD	f _S = 96 kHz		150		
	longst augusty augraph	Digital supply voltage, DVDD	f _S = 192 kHz		155		A
I _{DD}	Input supply current	Power down		8		mA	
		Analog supply voltage AV/DD	Normal		20		
		Analog supply voltage, AVDD	Power down		2		

3.6 **PWM Operation**

Over recommended operating conditions

PARAMETER	TEST CONDITIONS MODE		VALUE	UNIT
	32-kHz data rate ±2%	12× sample rate	384	kHz
Output sample rate 1x-8x oversampled	44.1-, 88.2-, 176.4-kHz data rate ±2%	8×, 4×, or 2× sample rate	352.8	kHz
	48-, 96-, 192-kHz data rate ±1%	8×, 4×, or 2× sample rate	384	kHz

3.7 Switching Characteristics

3.7.1 Clock Signals

PLL input parameters and external filter components over recommended operating conditions (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{XTALI}	Frequency, XTAL IN	Only use 13.5-MHz crystal ≤1000 ppm		13.5		MHz
f _{MCLKI}	Frequency, MCLK (1/t _{cyc2})		2		50	MHz
	MCLK duty cycle		40%	50%	60%	
	MCLK minimum high time	≥2-V MCLK = 49.152 MHz, within the min and max duty cycle constraints	5			ns
	MCLK minimum low time	≤0.8-V MCLK = 49.152 MHz, within the min and max duty cycle constraints	5			ns
	LRCLK allowable drift before LRCLK reset		-10		10	MCLKs
	External PLL filter capacitors C11 and C12	SMD 0603 Y5V		100		nF
	External PLL filter capacitors C10 and C13	SMD 0603 Y5V		10		nF
	External PLL filter resistors R10 and R11	SMD 0603, metal film		200		Ω
	External VRA_PLL decoupling C14	SMD, Y5V		100		nF

⁽¹⁾ See the TAS5504A Example Application Schematic, Section 7.

⁵⁻V tolerant outputs are SCL and SDA.
5-V tolerant inputs are RESET, PDN, MUTE, HP_SEL, SCLK, LRCLK, MCLK, SDIN1, SDIN2, SDIN3, SDIN4, SDA, and SCL.



3.7.2 Serial Audio Port

Serial audio port slave mod	le over recommended	d operating of	conditions (un	ıless otherwise n	oted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SCLKIN}	SCLK input frequency	$C_L = 30 \text{ pF}, \text{ SCLK} = 64 \text{ f}_S$	2.048		12.288	MHz
t _{su1}	Setup time, LRCLK to SCLK rising edge		10			ns
t _{h1}	Hold time, LRCLK from SCLK rising edge		10			ns
t _{su2}	Setup time, SDIN to SCLK rising edge		10			ns
t _{h2}	Hold time, SDIN from SCLK rising edge		10			ns
	LRCLK frequency		32	48	192	kHz
	SCLK duty cycle		40%	50%	60%	
	LRCLK duty cycle		40%	50%	60%	
	SCLK rising edges between LRCLK rising edges		64		64	SCLK edges
	LRCLK clock edge with respect to the falling edge of SCLK		-1/4		1/4	SCLK period




Figure 3-1. Slave Mode Serial Data Interface Timing

TAS5504A Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices

	DADAMETED	TEST CONDITIONS	STANDAR	D MODE	FAST M	ODE	LINUT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
V_{IL}	LOW-level input voltage		-0.5	0.3 V _{DD}	-0.5	0.3 V _{DD}	V
V_{IH}	HIGH-level input voltage		0.7 V _{DD}		$0.7~V_{DD}$		V
V_{hys}	Hysteresis of Schmitt-trigger inputs		N/A	N/A	$0.05~V_{DD}$		V
V _{OL1}	LOW-level output voltage (open drain or open collector)	3-mA sink current			0	0.4	V
t _{of}	Output fall time from V_{IHmin} to V_{ILmax}	Bus capacitance from 10 pF to 400 pF		250	7 + 0.1 C _b	250	ns
t _{SP}	Pulse duration of spikes suppressed (2)		N/A	N/A	0	30	ns
l _i	Input current, each I/O pin		-30	30	-30 ⁽³⁾	30 ⁽³⁾	μΑ
Ci	Capacitance, each I/O pin			10		10	pF

 C_b = capacitance of one bus line in pF. The output fall time is faster than the standard I²C specification. SCL and SDA have a 30-ns glitch filter.

50

Electrical Specifications Submit Documentation Feedback

⁽²⁾

The I/O pins of fast-mode devices must not obstruct the SDA and SDL lines if V_{DD} is switched off.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Electrical Specifications

51

TAS5504A Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices

All values are referred to V_{IHmin} and V_{ILmax} (see Section 3.7.3).

	DADAMETED	TEGT COMPITIONS	STANDAR	D MODE	FAST MODE		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
f _{SCL}	SCL clock frequency		0	100	0	400	kHz
t _{HD-STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.		4		0.6		μs
t_{LOW}	LOW period of the SCL clock		4.7		1.3		μs
t _{HIGH}	HIGH period of the SCL clock		4		0.6		μs
t _{SU-STA}	Setup time for repeated START		4.7		0.6		μs
t _{SU-DAT}	Data setup time		250		100		μs
t _{HD-DAT}	Data hold time (1)(2)		0	3.45	0	0.9	μs
t _r	Rise time of both SDA and SCL			1000	20 + 0.1 C _b ⁽³⁾	500 ⁽⁴⁾	ns
t _f	Fall time of both SDA and SCL			300	20 + 0.1 C _b ⁽³⁾	300	ns
t _{SU-STO}	Setup time for STOP condition		4		0.6		μs
t _{BUF}	Bus free time between a STOP and START condition		4.7		1.3		μs
C _b	Capacitive loads for each bus line			400		400	pF
V _{nL}	Noise margin at the LOW level for each connected device (including hysteresis)		0.1 V _{DD}		0.1 V _{DD}		V
V_{nH}	Noise margin at the HIGH level for each connected device (including hysteresis)		0.2 V _{DD}		0.2 V _{DD}		V

- Note that SDA does not have the standard I²C specification 300-ns hold time and that SDA must be valid by the rising and falling edges of SCL. TI recommends that a 3.3-k Ω pullup resistor be used to avoid potential timing issues.
- A fast-mode I^2 C-bus device can be used in a standard-mode I^2 C-bus system, but the requirement $t_{SU-DAT} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r-max} + t_{SU-DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C bus specification) before the SCL line is released.
- C_b = total capacitance of one bus line in pF.
- Rise time varies with pullup resistor.




Figure 3-2. Start and Stop Conditions Timing Waveforms

Submit Documentation Feedback



3.7.4.1 Recommemded I²C Pullup Resistors

It is recommended that the I^2C pullup resistors R_P be 3.3 k Ω (see Figure 3-3). If the circuit has a series resistor (see Figure 3-4), then the series resistor R_S should be less than or equal to 300 Ω .





Figure 3-3. I²C Pullup Circuit (With No Series Resistor)



- (1) $V_S = 5 \times R_S/(R_S = R_P)$. When driven low, $V_S << V_{IL}$ requirements.
- (2) $R_S \le 300 \Omega$

Figure 3-4. I²C Pullup Circuit (With Series Resistor)


52 Electrical Specifications Submit Documentation Feedback

www.ti.com

3.7.5 Reset Timing (RESET)

Control signal parameters over recommended operating conditions (unless otherwise noted)

	PARAMETER			MAX	UNIT
t _{d(PWM_off)}	Time from reset to PWM_EN low (PWM outputs disabled)			370	ns
t _{w(RESET)}	Pulse duration, RESET active	400			ns
t _{d(I2C_ready)}	Time to enable I ² C		3		ms
t _{d(run)}	Device start-up time	10			ms



NOTE: Because a crystal time base is used, the system determines the CLK rates. Once the data rate and master clock ratio is determined, the system outputs audio if a master volume command is issued at the beginning of t_{d(run)}.

Figure 3-5. Reset Timing

3.7.6 Power-Down (PDN) Timing

Control signal parameters over recommended operating conditions (unless otherwise noted)

	PARAMETER		TYP	MAX	UNIT
t _{d(PWM_off)}	Time from reset to PWM_EN low (PWM outputs disabled)			300	μs
	Number of MCLKs preceding the release of PDN				
t _{su}	Device start-up time		120		ms




Figure 3-6. Power-Down Timing

Submit Documentation Feedback



3.7.7 Back-End Error (BKND_ERR)

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Control signal parameters over recommended operating conditions (unless otherwise noted)

	PARAMETER			UNIT
t _{w(ER)}	Pulse duration, BKND_ERR active	350	None	ns
t _{d(valid_low)}	Time from back-end error to PWM_EN low (PWM outputs disabled)		100	μs
t _{d(valid_high)}	I ² C programmable to be between 1 to 10 ms	-25	25	% of interval




Figure 3-7. Error Recovery Timing

3.7.8 Mute Timing (MUTE)

Control signal parameters over recommended operating conditions (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
$t_{d(VOL)}$ Volume ramp time	Defined	by rate settir	ng ⁽¹⁾	ms

(1) See the Volume, Treble, and Base Slew Rates Register (0xD0), Section 6.26.




Figure 3-8. Mute Timing

54 Electrical Specifications Submit Documentation Feedback

www.ti.com

3.7.9 Headphone Select (HP_SEL)

Control signal parameters over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN N	AX	UNIT
t _{w(HP_SEL)}	Pulse duration, HP_SEL active	350		ns
$t_{d(VOL)}$	Soft-volume update time	Defined by rate setting ⁽¹⁾		ms
t _(SW)	Switchover time	0.2	1	ms

(1) See the Volume, Treble, and Base Slew Rates Register (0xD0), Section 6.26.




Figure 3-9. HP_SEL Timing

3.7.10 Volume Control

Control signal parameters over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Maximum attenuation before mute	Individual volume, master volume, or a combination of both		-109	dB
Maximum gain	Individual volume, master volume		18	dB
Maximum volume before the onset of clipping	0-dB input, any modulation limit		0	dB
PSVC range	PSVC enabled	12, 18, or 24		dB
PSVC rate		f _S		
PSVC modulation		Single sided		
PSVC quantization		2048		Steps
PSVC PWM modulation limits	PSVC range = 24 dB	6% (120 : 2048)	95% (1944 : 2048)	dB

Submit Documentation Feedback

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



3.8 Serial Audio Interface Control and Timing

3.8.1 **I**²S Timing

 I^2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 64 f_S is used to clock in the data. From the time the LRCLK signal changes state to the first bit of data on the data lines is a delay of one bit clock. The data is written MSB-first and is valid on the rising edge of the bit clock. The TAS5504A masks unused trailing data bit positions.

2-Channel I²S (Philips Format) Stereo Input




Figure 3-10. I²S 64-f_S Format

56 Electrical Specifications Submit Documentation Feedback

www.ti.com

3.8.2 Left-Justified Timing

Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at $64 \, f_S$ is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. The TAS5504A masks unused trailing data bit positions.

2-Channel Left-Justified Stereo Input




Figure 3-11. Left-Justified 64-f_S Format

Submit Documentation Feedback



3.8.3 Right-Justified Timing

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 64 f_S is used to clock in the data. The first bit of data appears on the data lines eight bit-clock periods (for 24-bit data) after LRCLK toggles. In RJ mode, the LSB of data is always clocked by the last bit clock before LRCLK transitions. The data is written MSB-first and is valid on the rising edge of the bit clock. The TAS5504A masks unused leading data bit positions.

2-Channel Right-Justified (Sony Format) Stereo Input




Figure 3-12. Right-Justified 64-f_S Format

58 Electrical Specifications Submit Documentation Feedback

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

I²C Serial Control Interface (Slave Addresses 0x36 and 0x37) 4

The TAS5504A has a bidirectional I²C interface that is compatible with the I²C (Inter IC) bus protocol and supports both 100-kbps and 400-kbps data transfer rates for single- and multiple-byte write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The TAS5504A supports standard-mode I²C bus operation (100 kHz maximum) and fast I²C bus operation (400 kHz maximum). The TAS5504A performs all I²C operations without I²C wait cycles.

The I²C write address is 0x36, and the I²C read address is 0x37.

4.1 General I²C Operation

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is high to indicate a start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 4-1. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5504A holds SDA low during the acknowledge clock period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus an R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.




Figure 4-1. Typical I²C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 4-1.

The 7-bit address for the TAS5504A is 0011011.

4.2 Single- and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read/write operations for status registers and the general control registers associated with the PWM. However, for the DAP data processing registers, the serial control interface supports only multiple-byte (4-byte) read/write operations.

During multiple-byte read operations, the TAS5504A responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular subaddress does not contain 32 bits, the unused bits are read as logic 0.

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



During multiple-byte write operations, the TAS5504A compares the number of bytes transmitted to the number of bytes that are required for each specific subaddress. If a write command is received for a biquad subaddress, the TAS5504A expects to receive five 32-bit words. If fewer than five 32-bit data words have been received when a stop command (or another start command) is received, the data received is discarded. Similarly, if a write command is received for a mixer coefficient, the TAS5504A expects to receive one 32-bit word.

Supplying a subaddress for each subaddress transaction is referred to as random I²C addressing. The TAS5504A also supports sequential I²C addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential I²C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS5504A. For I²C sequential write transactions, the subaddress then serves as the start address and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many subaddresses are written. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; just the incomplete data is discarded.

4.3 Single-Byte Write

As shown in Figure 4-2, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I²C device address and the read/write bit, the TAS5504A device responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the TAS5504A internal memory address being accessed. After receiving the address byte, the TAS5504A again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5504A again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 4-2. Single-Byte Write Transfer

4.4 Multiple-Byte Write

A multiple-byte data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master device to TAS5504A as shown in Figure 4-3. After receiving each data byte, the TAS5504A responds with an acknowledge bit.




Figure 4-3. Multiple-Byte Write Transfer

60

www.ti.com

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Incremental Multiple-Byte Write 4.5

The I²C supports a special mode which permits I²C write operations to be broken up into multiple data write operations that are multiples of 4 data bytes. These are 6-byte, 10-byte, 14-byte, 18-byte, ... etc., write operations that are composed of a device address, read/write bit, and subaddress and any multiple of 4 bytes of data. This permits the system to write large register values incrementally without blocking other I²C transactions.

This feature is enabled by the append subaddress function in the TAS5504A. This function enables the TAS5504A to append 4 bytes of data to a register that was opened by a previous I²C register write operation but has not received its complete number of data bytes. Because the length of the long registers is a multiple of 4 bytes, using 4-byte transfers has only an integral number of append operations.

When the correct number of bytes has been received, the TAS5504A starts processing the data.

The procedure to perform an incremental multibyte write operation is as follows:

- 1. Start a normal I²C write operation by sending the device address, write bit, register subaddress, and the first four bytes of the data to be written. At the end of that sequence, send a stop condition. At this point, the register has been opened and accepts the remaining data that is sent by writing 4-byte blocks of data to the append subaddress (0xFE).
- 2. At a later time, one or more append data transfers are performed to transfer the remaining number of bytes incrementally in sequential order to complete the register write operation. Each of these append operations is composed of the device address, write bit, append subaddress (0xFE), and four bytes of data followed by a stop condition.
- 3. The operation is terminated due to one of the following error conditions and the data is flushed:
 - a. If a new subaddress is written to the TAS5504A before the correct number of bytes have been
 - b. If more or less than 4 bytes are data written at the beginning or during any of the append operations.
 - c. If a read bit is sent.

4.6 Single-Byte Read

As shown in Figure 4-4, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. For the data-read transfer, both a write and then a read are actually performed. Initially, a write is performed to transfer the address byte or bytes of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the TAS5504A address and the read/write bit, the TAS5504A responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5504A address and the read/write bit again. This time the read/write bit is a 1, indicating a read transfer. After receiving the TAS5504A and the read/write bit, the TAS5504A again responds with an acknowledge bit. Next, the TAS5504A transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.




Figure 4-4. Single-Byte Read Transfer

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

4.7 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS5504A to the master device as shown in Figure 4-5. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 4-5. Multiple-Byte Read Transfer

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

4-Channel Digital Audio PWM Processor

Serial Control I²C Register Summary 5

The TAS5504A slave address is 0x36. See Serial Control Interface Register Definitions, Section 6, for complete bit definitions.

Note that u indicates unused bits.

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x00	1	Clock control register	Set data rate and MCLK frequency	1. f _S = 48 kHz
				2. MCLK = 256 f _S = 12.288 MHz
0x01	1	General status register	Clip indicator and ID code for the TAS5504A	0x03
0x02	1		Reserved	
0x03	1	System control register 1	PWM high pass, clock set, un-mute select, PSVC select	PWM high-pass disabled Auto clock set Hard unmute on clock error recovery PSVC HIZ disable
0x04	1	System control register 2	Automute and de-emphasis control	Automute timeout disable Post-DAP detection automute enabled 4-Ch device input detection automute enabled Unmute threshold 6 dB over input No de-emphasis
0x05-0x06	1	Channel configuration registers	Configure channels 1 and 2	 Enable back-end reset Valid low for reset Valid low for mute Normal BEPolarity Do not remap the output for the TAS5182 Do not go low-low in mute Do not remap Hi-Z state to low-low state
0x07-0x0A			Reserved	
0x0B-0x0C	1	Channel configuration registers	Configure channels 3 and 4	 Enable back-end reset Valid low for reset Valid low for mute Normal BEPolarity Do not remap the output for the TAS5182 Do not go low-low in mute Do not remap Hi-Z state to low-low state
0x0D	1	Headphone configuration register	Configure headphone output	Disable back-end reset sequence Valid does not have to be low for reset Valid does not have to be low for mute Normal BEPolarity Do not remap output to comply with 5182 Do not go low-low in mute Do not remap Hi-Z state to low-low state
0x0E	1	Serial data interface register	Set serial data interface to right-justified, I ² S, or left-justified	24-bit I ² S
0x0F	1	Soft-mute register	Soft mute for channels 1, 2, 3, and 4	Unmute all channels
0x10-0x13			Reserved	
0x14	1	Automute control	Set automute delay and threshold	 Set automute delay = 5 ms Set automute threshold less than bit 8.
0x15	1	Automute PWM threshold and back-end reset period	Set PWM automute threshold, set back-end reset period 1.	 Set the PWM threshold the same as the TAS5504A input threshold. Set the back-end reset period = 5 ms.
0x16	1	Modulation limit register	Set modulation index	97.7%
0x17-0x3F			Reserved	

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x40	4	Bank-switching command register	Set up DAP coefficients bank switching for banks 1, 2, and 3	Manual selection – bank 1
0x41-0x42	32/Reg	See Input Mixer Registers (0x41 and 0x42, Channels 1 and 2), Section 6.13	8 × 4 input crossbar mixer setup	SDIN1-left to input mixer 1 SDIN1-right to input mixer 2
0x43-0x46			Reserved	
0x47-0x48	32/Reg	See Input Mixer Registers (0x47 and 0x48, Channels 3 and 4), Section 6.13	8 × 4 input crossbar mixer setup	SDIN4-left to input mixer 3 SDIN4-right to input mixer 4
0x49	4	ipmix_1_to_ch4	Input mixer 1 to Ch4 mixer coefficient	0.0
0x4A	4	ipmix_2_to_ch4	Input mixer 2 to Ch4 mixer coefficient	0.0
0x4B	4	ipmix_3_to_ch2	Input mixer 3 to Ch2 mixer coefficient	0.0
0x4C	4	Ch3_bp_bq2 Bypass	Ch3 biquad 2 coefficient	0.0
0x4D	4	Ch3_bq2	Ch3 biquad 2 coefficient	1.0
0x4E	4	ipmix_4_to_ch12	Ch4 biquad 2 output to Ch1 mixer and Ch2 mixer coefficient	0.0
0x4F	4	Ch4_bp_bq2	Bypass Ch4 biquad 2 coefficient 0	0.0
0x50	4	Ch4_bq2	Ch4 biquad 2 coefficient	1.0
0x51-0x5E	20/Reg.	See Biquad Filter Registers (0x51–0x88), Section 6.15	Channels 1, 2, 3, and 4 biquad filter coefficients	All biquads = all pass
0x89-0x8A	8	Bass and treble bypass Ch1 and Ch2	Bypass bass and treble for Ch1 and Ch21 and 2	Bass and treble bypassed for Ch1 and Ch2
0x8B-0x8E			Reserved	
0x8F-0x90	8	Bass and treble bypass Ch3 and Ch4	Bypass bass and treble for Ch3 and Ch4	Bass and treble bypassed for Ch3 and Ch4
0x91	4	Loudness Log2 LG	Loudness Log2 LG	0.5
0x92	8	Loudness Log2 LO	Loudness Log2 LO	0.0
0x93	4	Loudness G	Loudness G	0.0
0x94	8	Loudness O	Loudness O	0.0
			Loudness biquad coefficient b0	0x00, 0x00, 0xD5, 0x13
			Loudness biquad coefficient b1	0x00, 0x00, 0x00, 0x00
0x95	20	Loudness biquad	Loudness biquad coefficient b2	0x0F, 0xFF, 0x2A, 0xED
			Loudness biquad coefficient a0	0x00, 0xFE, 0x50, 0x45
			Loudness biquad coefficient a1	0x0F, 0x81, 0xAA, 0x27
0x96	4	DRC1 Ch1, Ch2, and Ch3	DRC1 control Ch1, Ch2, and Ch3	DRC1 disabled in Ch1, Ch2, and Ch3
0x97	4	DRC2 Ch4 control	DRC1 control Ch4	DRC2 disabled (Ch4)
0x98	8	Ch1, Ch2, and Ch3 DRC1 energy	DRC1 energy	0.0041579
CXCC	· ·	Ch1, Ch2, Ch3, and Ch4 DRC1 (1 – energy)	DRC1 (1 – energy)	0.9958421
		Channels 1, 2, and 3 DRC1 threshold T1	DRC1 threshold (T1) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
0x99	16	unesnoid 11	DRC1 threshold (T1) – lower 4 bytes	0x0B, 0x20, 0xE2, 0xB2
CACC	10	Channels 1, 2, and 3 DRC1 threshold T2	DRC1 threshold (T2) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
		anoshold 12	DRC1 threshold (T2) – lower 4 bytes	0x06, 0xF9, 0xDE, 0x58
		Channels 1, 2, and 3, DRC1 slope k0	DRC1 slope (k0)	0x0F, 0xC0, 0x00, 0x00
0x9A	12	Channels 1, 2, and 3, DRC1 slope k1	DRC1 slope (k1)	0x0F, 0xC0, 0x00, 0x00
		Channels 1, 2, and 3, DRC1 slope k2	DRC1 slope (k2)	0x0F, 0x90, 0x00, 0x00

www.ti.com

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE
		Channels 1, 2, and 3 DRC1	DRC1 offset 1 (O1) – upper 4 bytes	0x00, 0x00, 0xFF, 0xFF
0.00	40	offset 1	DRC1 offset 1 (O1) – lower 4 bytes	0xFF, 0x82, 0x30, 0x98
0x9B	16	Channels 1, 2, and 3 DRC1	DRC1 offset 2 (O2) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
		offset 2	DRC1 offset 2 (O2) – lower 4 bytes	0x01, 0x95, 0xB2, 0xC0
		Channels 1, 2, and 3, DRC1 attack	DRC1 attack	0x00, 0x00, 0x88, 0x3F
0x9C	16	Channels 1, 2, and 3, DRC1 (1– attack)	DRC1 (1 – attack)	0x00, 0x7F, 0x77, 0xC0
		Channels 1, 2, and 4, DRC1	Delay DRC1 decay	0x00, 0x00, 0x00, 0xAE
		Channels 1, 2, 3, and 3, DRC1 (1 – decay)	DRC1 (1 – decay)	0x00, 0x7F, 0xFF, 0x51
0x9D	0	Ch4 DRC2 energy	DRC2 energy	0x00, 0x00, 0x88, 0x3F
OX9D	8	Ch4 DRC2 (1 - energy)	DRC2 (1 – energy)	0x00, 0x7F, 0x77, 0xC0
		Ch4 DRC2 threshold T1	DRC2 threshold (T1) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
0x9E	16		DRC2 threshold (T1) – lower 4 bytes	0x0B, 0x20, 0xE2, 0xB2
UASE	10	Ch4 DRC2 threshold T2	DRC2 threshold (T2) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
			DRC2 threshold (T2) – lower 4 bytes	0x06, 0xF9, 0xDE, 0x58
		Ch4 DRC2 slope k0	DRC2 slope (k0)	0x00, 0x40, 0x00, 0x00
0x9F	12	Ch4 DRC2 slope k1	DRC2 slope (k1)	0x0F, 0xC0, 0x00, 0x00
		Ch4 DRC2 slope k2	DRC2 slope (k2)	0x0F, 0x90, 0x00, 0x00
		Ch4 DRC2 offset 1	DRC2 offset (O1) – upper 4 bytes	0x00, 0x00, 0xFF, 0xFF
0xA0	16		DRC2 offset (O1) – lower 4 bytes	0xFF, 0x82, 0x30, 0x98
ON 10	10	Ch4 DRC2 offset 2	DRC2 offset (O2) – upper 4 bytes	0x00, 0x00, 0x00, 0x00
			DRC2 offset (O2) – lower 4 bytes	0x01, 0x95, 0xB2, 0xC0
		Ch4 DRC2 attack	DRC 2 attack	0x00, 0x00, 0x88, 0x3F
0xA1	16	Ch4 DRC2 (1 – attack)	DRC2 (1 – attack)	0x00, 0x7F, 0x77, 0xC0
		Ch4 DRC2	Delay DRC2 decay	0x00, 0x00, 0x00, 0xAE
		Ch4 DRC2 (1 – decay)	DRC2 (1 – decay)	0x00, 0x7F, 0xFF, 0x51
0xA2	8	DRC bypass 1	Channel 1 DRC1 bypass coefficient	1.0
		DRC inline 1	Channel 1 DRC1 inline coefficient	0.0
0xA3	8	DRC bypass 2	Channel 2 DRC1 bypass coefficient	1.0
		DRC inline 2	Channel 2 DRC1 inline coefficient	0.0
0xA4-0xA7	8		Reserved	Reserved
0xA8	8	DRC bypass 3	Channel 3 DRC1 bypass coefficient	1.0
		DRC inline 3	Channel 3 DRC1 inline coefficient	0.0
0xA9	8	DRC bypass 4	Channel 4 DRC2 bypass coefficient	1.0
		DRC inline 4	Channel 4 DRC2 inline coefficient	0.0
0xAA	8	sel op1–4 and mix to S	Select 0 to 2 of four DAP channels to output mixer S	Select channel 1 to PWM 1
0xAB	8	sel op1–4 and mix to T	Select 0 to 2 of four DAP channels to output mixer T	Select channel 2 to PWM 2
0xAC-0xAF			Reserved	
0xB0	12	sel op1–4 and mix to Y	Select 0 to 3 of four DAP channels to output mixer Y	Select channel 3 to PWM 3
0xB1	12	sel op1-4 and mix to Z	Select 0 to 3 of four DAP channels to output mixer Z	Select channel 4 to PWM 4
0xB2-0xCE			Reserved	
0xCF	20	Volume biquad	Volume biquad	All pass
0xD0	4	Vol, T, and B slew rates	u(31:24), u(23:16), u(15:12) VSR(11:8), TBSR(7:0)	0x00, 0x00, 0x02, 0x3F
0xD1	4	Ch1 volume	Ch1 volume	0 dB
0xD2	4	Ch2 volume	Ch2 volume	0 dB
0xD3-0xD6			Reserved	

4-Channel Digital Audio PWM Processor SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE		
0xD7	4	Ch3 volume	Ch3 volume	0 dB		
0xD8	4	Ch4 volume	Channel 4 volume	0 dB		
0xD9	4	Master volume	Master volume	Mute		
0xDA	4	Bass filter set	Bass filter set (all channels)	Filter set 3		
0xDB	4	Bass filter index	Bass filter level (all channels)	0 dB		
0xDC	4	Treble filter set	Treble filter set (all channels)	Filter set 3		
0xDD	4	Treble filter index	Treble filter level (all channels)	0 dB		
0xDE	4	AM mode and tuned frequency register	Set up AM mode for AM-interference reduction	AM mode disabled Select sequence 1 IF frequency = 455 kHz Use BCD-tuned frequency		
0xDF	4	PSVC control range	Set PSVC control range	12-dB control range		
0xE0	4	General control register	Four-channel configuration, PSVC enabled	Four-channel configuration, power-supply volume control disabled		
0xE1-0xFD			Reserved			
0xFE	4 (min)	Multiple-byte-write append register	Special register	N/A		
0xFF			Reserved			

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Serial Control Interface Register Definitions 6

Unless otherwise noted, the I²C register default values are in **bold** font.

Note that u indicates unused bits.

Clock Control Register (0x00) 6.1

Bit D1 is don't care.

Table 6-1. Clock Control Register

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	_	-	_		 32-kHz data rate 	
0	0	1	-	_	_		– 38-kHz data rate	
0	1	0	-	_	_		-	44.1-kHz data rate
0	1	1	-	_	_		-	48-kHz data rate
1	0	0	-	_	_		-	88.2-kHz data rate
1	0	1	_	-	_		_	96-kHz data rate
1	1	0	-	_	_		-	176.4-kHz data rate
1	1	1	_	-	_		– 192-kHz data rate	
_	-	-	0	0	0	MCLK frequency = 64		MCLK frequency = 64
_	-	_	0	0	1			MCLK frequency = 128
_	_	_	0	1	0			MCLK frequency = 192
_	_	_	0	1	1			MCLK frequency = 256
_	-	-	1	0	0			MCLK frequency = 384
_	_	_	1	0	1			MCLK frequency = 512
_	-	_	1	1	0		MCLK frequency = 768	
-	-	_	1	1	1		Reserved	
_	-	-	_	-	_		1 Clock register is valid (read only)	
_	-	-	_	_	_		0 Clock register is not valid (read only)	

General Status Register 0 (0x01) 6.2

Table 6-2. General Status Register (0x01)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	_	_	_	1	_	_	Clip indicator	
_	1	_	_	1	_	_	Bank switching busy	
_	_	0	0	0	0	1	1 Identification code for TAS5504A	

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.3 System Control Register 1 (0x03)

Bits D6, D5, D2, D1, and D0 are don't care.

Table 6-3. System Control Register 1

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
0	_		_	_				PWM high pass disabled	
1	_		_	_				PWM high pass enabled	
_	_		0					Soft unmute on recovery from clock error	
-	_		1					Hard unmute on recovery from clock error	
_	_		_	1				PSVC Hi-Z enable	
-	-		-	0				PSVC Hi-Z disabled	

6.4 System Control Register 2 (0x04)

Bit D3 and D2 are don't care.

Table 6-4. System Control Register 2

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	_	-	-			-	-	Reserved
-	0	-	-			-	-	PWM automute detection enabled
_	1	_	_			_	-	PWM automute detection disabled
		0	_			_	-	4-Ch device input detection automute enabled
_	_	1	_			_	-	4-Ch device input detection automute disabled
-	-	-	0			-	-	Unmute threshold 6 dB over input threshold
-	-	-	1			-	-	Unmute threshold equal to input threshold
-	-	-	-			0	0	No de-emphasis
_	_	_	_			0	1	De-emphasis for f _S = 32 kHz
-	-	_	_			1	0	De-emphasis for f _S = 44.1 kHz
_	_	_	_			1	1	De-emphasis for f _S = 48 kHz

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.5 Channel Configuration Control Registers (0x05, 0x06, 0x0B, and 0x0C)

Channels 1, 2, 3, and 4 are mapped into 0x05, 0x06, 0x0B, and 0x0C. Bit D0 is don't care.

Table 6-5. Channel Configuration Control Registers

D.7	ъ.	ъ.	D 4	ъ.	D0	D4	ъ.	FUNCTION
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	_	ı	_	_	_	-	 Disable back-end reset sequence for a channel – BEErrorRecE 	
1	_	ı	_	_	_	_	Enable back-end reset sequence for a channel	
_	0	ı	_	_	_	_		VALID does not have to be low for this channel to be reset – BEValidRst
_	1	_	_	_	-	_		VALID must be low for this channel to be reset
_	_	0	_	_	_	_	VALID does not have to be low for this channel to be muted – BEValidMute	
_	_	1	-	-	-	-	VALID must be low for this channel to be muted	
_	_	ı	0	_	_	_	- Normal BEPolarity	
_	_	ı	1	_	_	_		Switches PWM+ and PWM– and inverts audio signal
_	_	1	-	0	-	_		Do not remap output to comply with 5182 interface
_	_	_	-	1	-	-		Remap output to comply with 5182 interface
_	_	_	-	_	0	_		Do not go to low-low in mute – BELowMute
_	-	-	_	_	1	_	- Go to low-low in mute	
_	-	-	_	_	_	0		Do not remap Hi-Z state to low-low state – BE5111BsMute
_	-		_	_	_	1		Remap Hi-Z state to low-low state

6.6 **Headphone Configuration Control Register (0x0D)**

Bit D0 is don't care.

Table 6-6. Headphone Configuration Control Register

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	-	-	-	_	_	-		Disable back-end reset sequence for a channel – BEErrorRecEn
1	-	-	-	_	_	-		Enable back-end reset sequence for a channel
-	0	_	-	_	-	-		VALID does not have to be low for this channel to be reset – BEValidRst
-	1	_	-	_	-	-		VALID must be low for this channel to be reset
-	-	0	-	_	_	-		VALID does not have to be low for this channel to be muted – BEValidMute
-	-	1	-	_	_	-		VALID must be low for this channel to be muted
-	_	_	0	_	_	_		Normal BEPolarity
-	-	_	1	_	-	-		Switches PWM+ and PWM– and inverts audio signal
-	-	_	-	0	-	-		Do not remap output to comply with 5182 interface
-	-	-	-	1	_	-		Remap output to comply with 5182 interface
-	_	_	_	_	0	_		Do not go to low-low in mute – BELowMute
-	ı	-	ı	_	1	-		Go to low-low in mute
-	-	_	_	_	-	0		Do not remap Hi-Z state to low-low state – BE5111BsMute
_	-	_	-	-	-	1		Remap Hi-Z state to low-low state

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.7 Serial Data Interface Control Register (0x0E)

Nine serial modes can be programmed I²C.

Table 6-7. Serial Data Interface Control Register Format

RECEIVE SERIAL DATA INTERFACE FORMAT	WORD LENGTHS	D7-D4	D3	D2	D1	D0
Right-justified	16	0000	0	0	0	0
Right-justified	20	0000	0	0	0	1
Right-justified	24	0000	0	0	1	0
I ² S	16	0000	0	0	1	1
I ² S	20	0000	0	1	0	0
I ² S	24	0000	0	1	0	1
Left-justified	16	0000	0	1	1	0
Left-justified	20	0000	0	1	1	1
Left-Justified	24	0000	1	0	0	0
Reserved		0000	1	0	0	1
Reserved		0000	1	0	1	0
Reserved		0000	1	0	1	1
Reserved		0000	1	1	0	0
Reserved		0000	1	1	0	1
Reserved		0000	1	1	1	0
Reserved		0000	1	1	1	1

6.8 Soft-Mute Register (0x0F)

Do not use this register if using the remapped output mixer configuration.

Table 6-8. Soft-Mute Register (0x0F)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
-	_	_	-	-	-	-	1	Soft-mute Ch1
-	_	_	-	-	-	1	_	Soft-mute Ch2
-	1	_	-	-	-	-	_	Soft-mute Ch3
1	_	_	-	-	-	-	_	Soft-mute Ch4
0	0	0	0	0	0	0	0	Unmute all channels

www.ti.com

INSTRUMENTS

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Automute Control Register (0x14) 6.9

For more information on how to use this register, see Automute and Mute Channel Controls, Section 1.4.9.1.

Table 6-9. Automute Control Register (0x14)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
_	-	_	_	0	0	0	0	Set input automute and PWM automute delay to 1 ms
_	_	-	-	0	0	0	1	Set input automute and PWM automute delay to 2 ms
_	_	-	-	0	0	1	0	Set input automute and PWM automute delay to 3 ms
_	_	-	-	0	0	1	1	Set input automute and PWM automute delay to 4 ms
_	-	-	_	0	1	0	0	Set input automute and PWM automute delay to 5 ms
_	-	_	_	0	1	0	1	Set input automute and PWM automute delay to 10 ms
_	-	_	_	0	1	1	0	Set input automute and PWM automute delay to 20 ms
_	_	-	-	0	1	1	1	Set input automute and PWM automute delay to 30 ms
_	-	_	_	1	0	0	0	Set input automute and PWM automute delay to 40 ms
_	-	-	_	1	0	0	1	Set input automute and PWM automute delay to 50 ms
_	-	_	_	1	0	1	0	Set input automute and PWM automute delay to 60 ms
_	_	-	-	1	0	1	1	Set input automute and PWM automute delay to 70ms
_	-	_	_	1	1	0	0	Set input automute and PWM automute delay to 80 ms
_	-	_	_	1	1	0	1	Set input automute and PWM automute delay to 90 ms
_	-	-	_	1	1	1	0	Set input automute and PWM automute delay to 100 ms
_	-	_	_	1	1	1	1	Set input automute and PWM automute delay to 110 ms
0	0	0	0	_	_	_		Set input automute threshold less than bit 1 (zero input signal), lowest
0	0	0	1	_	_	_	-	automute threshold.
0	0	1	0	_	_	_	-	Set input automute threshold less than bit 2
0	0	1	1	-	-	-	-	Set input automute threshold less than bit 3
0	1	0	0	_	_	_	-	Set input automute threshold less than bit 4
0	1	0	1	_	_	_	-	Set input automute threshold less than bit 5
0	1	1	0	_	_	_	-	Set input automute threshold less than bit 6
0	1	1	1	_	_	_	-	Set input automute threshold less than bit 7
1	0	0	0	_	_	-	-	Set input automute threshold less than bit 8
1	0	0	1	_	_	_	-	Set input automute threshold less than bit 9
1	0	1	0	_	_	_	-	Set input automute threshold less than bit 10
1	0	1	1	_	_	_	-	Set input automute threshold less than bit 11
1	1	0	0	_	_	_	-	Set input automute threshold less than bit 12
1	1	0	1	_	_	_	-	Set input automute threshold less than bit 13
1	1	1	0	_	_	_	-	Set input automute threshold less than bit 14
1	1	1	1	_	_	_	-	Set input automute threshold less than bit 15

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.10 Automute PWM Threshold and Back-End Reset Period (0x15)

For more information on how to use this regiater, see *Automute and Mute Channel Controls*, Section 1.4.9.1.

Table 6-10. Automute PWM Threshold and Back-End Reset Period

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	-	-	-	-	Set PWM automute threshold equals input automute threshold
0	0	0	1	-	-	-	-	Set PWM automute threshold 1 bit more than input automute threshold
0	0	1	0	ı	-	-	-	Set PWM automute threshold 2 bits more than input automute threshold
0	0	1	1	ı	-	-	-	Set PWM automute threshold 3 bits more than input automute threshold
0	1	0	0	-	-	-	_	Set PWM automute threshold 4 bits more than input automute threshold
0	1	0	1	ı	-	-	-	Set PWM automute threshold 5 bits more than input automute threshold
0	1	1	0	ı	-	-	-	Set PWM automute threshold 6 bits more than input automute threshold
0	1	1	1	ı	_	_	_	Set PWM automute threshold 7 bits more than input automute threshold
1	0	0	0	-	_	-	_	Set PWM automute threshold equals input automute threshold
1	0	0	1	ı	-	-	_	Set PWM automute threshold 1 bit less than input automute threshold
1	0	1	0	ı	-	-	-	Set PWM automute threshold 2 bits less than input automute threshold
1	0	1	1	ı	-	-	-	Set PWM automute threshold 3 bits less than input automute threshold
1	1	0	0	ı	-	-	-	Set PWM automute threshold 4 bits less than input automute threshold
1	1	0	1					Set PWM automute threshold 5 bits less than input automute threshold
1	1	1	0					Set PWM automute threshold 6 bits less than input automute threshold
1	1	1	1					Set PWM automute threshold 7 bits less than input automute threshold
-	-	_	-	0	0	0	0	Set back-end reset period < 1 ms
-	ı	-	-	0	0	0	1	Set back-end reset period 1 ms
-	ı	-	-	0	0	1	0	Set back-end reset period 2 ms
-	-	-	-	0	0	1	1	Set back-end reset period 3 ms
-	-	_	-	0	1	0	0	Set back-end reset period 4 ms
-	-	_	-	0	1	0	1	Set back-end reset period 5 ms
-	-	_	-	0	1	1	0	Set back-end reset period 6 ms
-	-	_	-	0	1	1	1	Set back-end reset period 7 ms
-	-	_	-	1	0	0	0	Set back-end reset period 8 ms
-	-	-	_	1	0	0	1	Set back-end reset period 9 ms
-	ı	-	-	1	0	1	0	Set back-end reset period 10 ms
-	ı	-	_	1	0	1	1	Set back-end reset period 10 ms
_	-	-	-	1	1	Х	Х	Set back-end reset period 10 ms



www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.11 Modulation Index Limit Register (0x16)

Bits D7-D3 are don't care. Note that some power stages require a lower modulation limit than the default of 97.7%. Contact Texas Instruments for more details about the requirements for a particular power stage.

Table 6-11. Modulation Index Limit Register

D7	D6	D5	D4	D3	D2	D1	D0	LIMIT DCLKS]	MIN WIDTH [DCLKS]	MODULATION INDEX
					0	0	0	1	2	99.2%
					0	0	1	2	4	98.4%
					0	1	0	3	6	97.7%
					0	1	1	4	8	96.9%
					1	0	0	5	10	96.1%
					1	0	1	6	12	95.3%
					1	1	0	7	14	95.5%
					1	1	1	8	16	93.8%

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.12 Bank Switching Command Register (0x40)

Bits D31-D24, D22-D19 are don't care.

Table 6-12. Bank Switching Command

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
								Unused bits
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
-					0	0	0	Manual selection bank 1
-					0	0	1	Manual selection bank 2
_					0	1	0	Manual selection bank 3
_					0	1	1	Automatic bank selection
ı					1	0	0	Update the values in bank 1
-					1	0	1	Update the values in bank 2
ı					1	1	0	Update the values in bank 3
0					1	1	1	Update only the bank map
0					x	х	Х	Update the bank map using values in D15–D0
1					Х	Х	Х	Do not update the bank map using values in D15–D0
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
1	-	-	-	-	ı	-	_	32-kHz data rate – use bank 1
-	1	_	_	_	ı	_	_	38-kHz data rate – use bank 1
_	_	1	-	_	-	_	_	44.1-kHz data rate – use bank 1
-	-	_	1	_	ı	_	_	48-kHz data rate – use bank 1
_	_	_	_	1	ı	_	_	88.2-kHz data rate – use bank 1
_	_	_	_	_	1	_	_	96-kHz data rate – use bank 1
_	_	_	_	_	-	1	_	176.4-kHz data rate – use bank 1
_	-	-	_	_	1	-	1	192-kHz data rate – use bank 1
1	1	1	1	1	1	1	1	Default
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	-	-	-	_	ı	-	-	32-kHz data rate – use bank 2
-	1	-	_	_	-	_	-	38-kHz data rate – use bank 2
-	-	1	_	_	-	_	-	44.1-kHz data rate – use bank 2
_	-	-	1	_	_	_	_	48-kHz data rate – use bank 2
ı	-	_	-	1	I	_	_	88.2-kHz data rate – use bank 2
ı	-	-	_	-	1	-	_	96-kHz data rate – use bank 2
ı	-	_	-	_	I	1	_	176.4-kHz data rate – use bank 2
1	-	-	-	_	ı	-	1	192-kHz data rate – use bank 2
1	1	1	1	1	1	1	1	Default

www.ti.com

6.13 Input Mixer Registers (0x41, 0x42, 0x47, 0x48, Channels 1-4)

Input mixers 1, 2, 3, and 4 are mapped into registers 0x41, 0x42, 0x47, and 0x48.

Each gain coefficient is in 28-bit (5.23) format, so 0x8000 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper 4 bits not used. For 8-gain coefficients, the total is 32 bytes.

Bold indicates the one channel that is passed through the mixer.

Table 6-13. Input Mixer Registers Format (Channels 1-4)

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE
		A_to_ipmix[1]	SDIN1-left A to input mixer 1 coefficient (default = 1) u(31:28), A_1(27:24), A_1(23:16), A_1(15:8), A_1(7:0)	0x00, 0x80, 0x00, 0x00
		B_to_ipmix[1]	SDIN1-right B to input mixer 1 coefficient (default = 0) u(31:28), B_1(27:24), B_1(23:16), B_1(15:8), B_1(7:0)	0x00, 0x00, 0x00, 0x00
		C_to_ipmix[1]	SDIN2-left C to input mixer 1 coefficient (default = 0) u(31:28), C_1(27:24), C_1(23:16), C_1(15:8), C_1(7:0)	0x00, 0x00, 0x00, 0x00
0x41	32	D_to_ipmix[1]	SDIN2-right D to input mixer 1 coefficient (default = 0) u(31:28), D_1(27:24), D_1(23:16), D_1(15:8), D_1(7:0)	0x00, 0x00, 0x00, 0x00
0.41	32	E_to_ipmix[1]	SDIN3-left E to input mixer 1 coefficient (default = 0) u(31:28), E_1(27:24), E_1(23:16), E_1(15:8), E_1(7:0)	0x00, 0x00, 0x00, 0x00
		F_to_ipmix[1]	SDIN3-right F to input mixer 1 coefficient (default = 0) u(31:28), F_1(27:24), F_1(23:16), F_1(15:8), F_1(7:0)	0x00, 0x00, 0x00, 0x00
		G_to_ipmix[1]	SDIN4-left G to input mixer 1 coefficient (default = 0) u(31:28), G_1(27:24), G_1(23:16), G_1(15:8), G_1(7:0)	0x00, 0x00, 0x00, 0x00
		H_to_ipmix[1]	SDIN4-right H to input mixer 1 coefficient (default = 0) u(31:28), H_1(27:24), H_1(23:16), H_1(15:8), H_1(7:0)	0x00, 0x00, 0x00, 0x00
		A_to_ipmix[2]	SDIN1-left A to input mixer 2 coefficient (default = 0) u(31:28), A_2(27:24), A_2(23:16), A_2(15:8), A_2(7:0)	0x00, 0x80, 0x00, 0x00
	32	B_to_ipmix[2]	SDIN1-right B to input mixer 2 coefficient (default = 1) u(31:28), B_2(27:24), B_2(23:16), B_2(15:8), B_2(7:0)	0x00, 0x00, 0x00, 0x00
		C_to_ipmix[2]	SDIN2-left C to input mixer 2 coefficient (default = 0) u(31:28), C_2(27:24), C_2(23:16), C_2(15:8), C_2(7:0)	0x00, 0x00, 0x00, 0x00
0x42		D_to_ipmix[2]	SDIN2-right D to input mixer 2 coefficient (default = 0) u(31:28), D_2(27:24), D_2(23:16), D_2(15:8), D_2(7:0)	0x00, 0x00, 0x00, 0x00
0,42		E_to_ipmix[2]	SDIN3-left E to input mixer 2 coefficient (default = 0) u(31:28), E_2(27:24), E_2(23:16), E_2(15:8), E_2(7:0)	0x00, 0x00, 0x00, 0x00
		F_to_ipmix[2]	SDIN3-right F to input mixer 2 coefficient (default = 0) u(31:28), F_2(27:24), F_2(23:16), F_2(15:8), F_2(7:0)	0x00, 0x00, 0x00, 0x00
		G_to_ipmix[2]	SDIN4-left G to input mixer 2 coefficient (default = 0) u(31:28), G_2(27:24), G_2(23:16), G_2(15:8), G_2(7:0)	0x00, 0x00, 0x00, 0x00
		H_to_ipmix[2]	SDIN4-right H to input mixer 2 coefficient (default = 0) u(31:28), H_2(27:24), H_2(23:16), H_2(15:8), H_2(7:0)	0x00, 0x00, 0x00, 0x00
		A_to_ipmix[3]	SDIN1-left A to input mixer 3 coefficient (default = 0) u(31:28), A_3(27:24), A_3(23:16), A_3(15:8), A_3(7:0)	0x00, 0x00, 0x00, 0x00
		B_to_ipmix[3]	SDIN1-right B to input mixer 3 coefficient (default = 0) u(31:28), B_3(27:24), B_3(23:16), B_3(15:8), B_3(7:0)	0x00, 0x00, 0x00, 0x00
		C_to_ipmix[3]	SDIN2-left C to input mixer 3 coefficient (default = 0) u(31:28), C_3(27:24), C_3(23:16), C_3(15:8), C_3(7:0)	0x00, 0x00, 0x00, 0x00
0x47	32	D_to_ipmix[3]	SDIN2-right D to input mixer 3 coefficient (default = 0) u(31:28), D_3(27:24), D_3(23:16), D_3(15:8), D_3(7:0)	0x00, 0x00, 0x00, 0x00
UA+1	32	E_to_ipmix[3]	SDIN3-left E to input mixer 3 coefficient (default = 0) u(31:28), E_3(27:24), E_3(23:16), E_3(15:8), E_3(7:0)	0x00, 0x00, 0x00, 0x00
		F_to_ipmix[3]	SDIN3-right F to input mixer 3 coefficient (default = 0) u(31:28), F_3(27:24), F_3(23:16), F_3(15:8), F_3(7:0)	0x00, 0x00, 0x00, 0x00
		G_to_ipmix[3]	SDIN4-left G to input mixer 3 coefficient (default = 1) u(31:28), G_3(27:24), G_3(23:16), G_3(15:8), G_3(7:0)	0x00, 0x80, 0x00, 0x00
		H_to_ipmix[3]	SDIN4-right H to input mixer 3 coefficient (default = 0) u(31:28), H_3(27:24), H_3(23:16), H_3(15:8), H_3(7:0)	0x00, 0x00, 0x00, 0x00



SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

Table 6-13. Input Mixer Registers Format (Channels 1-4) (continued)

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER FIELDS	DESCRIPTION OF CONTENTS	DEFAULT STATE
		A_to_ipmix[4]	SDIN1-left A to input mixer 4 coefficient (default = 0) u(31:28), A_4(27:24), A_4(23:16), A_4(15:8), A_4(7:0)	0x00, 0x00, 0x00, 0x00
		B_to_ipmix[4]	SDIN1-right B to input mixer 4 coefficient (default = 0) u(31:28), B_4(27:24), B_4(23:16), B_4(15:8), B_4(7:0)	0x00, 0x00, 0x00, 0x00
	00	C_to_ipmix[4]	SDIN2-left C to input mixer 4 coefficient (default = 0) u(31:28), C_4(27:24), C_4(23:16), C_4(15:8), C_4(7:0)	0x00, 0x00, 0x00, 0x00
0x48		D_to_ipmix[4]	SDIN2-right D to input mixer 4 coefficient (default = 0) u(31:28), D_4(27:24), D_4(23:16), D_4(15:8), D_4(7:0)	0x00, 0x00, 0x00, 0x00
0.00	32	E_to_ipmix[4]	SDIN3-left E to input mixer 4 coefficient (default = 0) u(31:28), E_4(27:24), E_4(23:16), E_4(15:8), E_4(7:0)	0x00, 0x00, 0x00, 0x00
		F_to_ipmix[4]	SDIN3-right F to input mixer 4 coefficient (default = 0) u(31:28), F_4(27:24), F_4(23:16), F_4(15:8), F_4(7:0)	0x00, 0x00, 0x00, 0x00
		G_to_ipmix[4]	SDIN4-left G to input mixer 4 coefficient (default = 0) u(31:28), G_4(27:24), G_4(23:16), G_4(15:8), G_4(7:0)	0x00, 0x00, 0x00, 0x00
		H_to_ipmix[4]	SDIN4-right H to input mixer 4 coefficient (default = 1) u(31:28), H_4(27:24), H_4(23:16), H_4(15:8), H_4(7:0)	0x00, 0x80, 0x00, 0x00

6.14 Bass Management Registers (0x49-0x50)

Registers 0x49–0x50 provide configuration control for bass management.

Each gain coefficient is in 28-bit (5.23) format so 0x8000 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper four bits not used.

Table 6-14. Bass Management Registers Format (0x49-0x50)

SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x49	4	ipmix_1_to_ch4	Input mixer 1 to Ch4 mixer coefficient (default = 0) u(31:28), ipmix14(27:24), ipmix14(23:16), ipmix14(15:8), ipmix14(7:0)	0x00, 0x00, 0x00, 0x00
0x4A	4	ipmix_2_to_ch4	Input mixer 2 to Ch4 mixer coefficient (default = 0) u(31:28), ipmix24(27:24), ipmix24(23:16), ipmix24(15:8), ipmix24(7:0)	0x00, 0x00, 0x00, 0x00
0x4B	4	ipmix_3_to_ch12	Input mixer 3 to Ch1 and Ch2 mixer coefficient (default = 0) u(31:28), ipmix32(27:24), ipmix32(23:16), ipmix32(15:8), ipmix32(7:0):	0x00, 0x00, 0x00, 0x00
0x4C	4	Ch3_bp_bq2	Ch3 Biquad-2 bypass coefficient (default = 0) u(31:28), ch3_bp_bq2(27:24), ch3_bp_bq2(23:16), ch3_bp_bq2(15:8), ch3_bp_bq2(7:0)	0x00, 0x00, 0x00, 0x00
0x4D	4	Ch3_bq2	Ch3 Biquad-2 Inline coefficient (default = 1) u(31:28), ch3_bq2(27:24), ch3_bq2(23:16), ch3_bq2(15:8), ch3_bq2(7:0)	0x00, 0x80, 0x00, 0x00
0x4E	4	ipmix_4_to_ch12	Ch4 Biquad-2 output to Ch1 mixer and Ch2 mixer coefficient (default = 0) u(31:28), ipmix4_12(27:24), ipmix4_12(23:16), ipmix4_12 (15:8), ipmix4_12(7:0)	0x00, 0x00, 0x00, 0x00
0x4F	4	Ch4_bp_bq2	Ch4 Biquad-2 bypass coefficient (default = 0) u(31:28), ch4_bp_bq2(27:24), ch4_bp_bq2(23:16), ch4_bp_bq2(15:8), ch4_bp_bq2(7:0)	0x00, 0x00, 0x00, 0x00
0x50	4	Ch4_bq2	Ch4 biquad-2 inline coefficient (default = 1) u(31:28), ch4_bq2(27:24), ch4_bq2(23:16), ch4_bq2(15:8), ch4_bq2(7:0)	0x00, 0x80, 0x00, 0x00

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

6.15 Biquad Filter Registers (0x51-0x88)

Table 6-15. Biquad Filters Register Format (0x51-0x88)

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x51-0x57	20/reg.	Ch1_bq[1] - [7]	Ch1 biquads 1–7. See Table 6-16 for bit definition.	See Table 6-16
0x58-0x5E	20/reg.	Ch2_bq[1] - [7]	Ch2 biquads 1–7. See Table 6-16for bit definition.	See Table 6-16
0x7B-0x81	20/reg.	Ch3_bq[1] - [7]	Ch3 biquads 1–7. See Table 6-16 for bit definition.	See Table 6-16
0x82-0x88	20/reg.	Ch4_bq[1] - [7]	Ch4 biquads 1–7. See Table 6-16 for bit definition.	See Table 6-16

Each gain coefficient is in 28-bit (5.23) format so 0x8000 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper four bits not used.

Table 6-16. Contents of One 20-Byte Biquad Filter Register Format (Default = All-Pass)

DESCRIPTION	REGISTER FIELD CONTENTS	DEFAULT GAIN (DEFAULT GAIN COEFFICIENT VALUES		
		DECIMAL	HEX		
b ₀ coefficient	u(31:28), b0(27:24), b0(23:16), b0(15:8), b0(7:0)	1.0	0x00, 0x00 , 0x00, 0x00		
b ₁ coefficient	u(31:28), b1(27:24), b1(23:16), b1(15:8), b1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
b ₂ coefficient	u(31:28), b2(27:24), b2(23:16), b2(15:8), b2(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₁ coefficient	u(31:28), a1(27:24), a1(23:16), a1(15:8), a1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₂ coefficient	u(31:28), a2(27:24), a2(23:16), a2(15:8), a2(7:0)	0.0	0x00, 0x80, 0x00, 0x00		

6.16 Bass and Treble Bypass Register (0x89-0x90, Channels 1-4)

Channels 1, 2, 3, and 4 are mapped into registers 0x89, 0x8A, 0x8F, and 0x90. Eight bytes are written for each channel. Each gain coefficient is in 28-bit (5.23) format, so 0x8000 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper four bits not used.

Table 6-17. Bass and Treble Bypass Register Format (0x89–0x90)

REGISTER NAME	TOTAL BYTES	CONTENTS	INITIALIZATION VALUE
Channel bass and treble bypass	8	u(31:28), bypass(27:24), bypass(23:16), bypass(15:8), bypass(7:0)	0x00, 0x00, 0x00, 0x00
Channel bass and treble inline		u(31:28), inline(27:24), inline(23:16), inline(15:8), inline(7:0)	0x00, 0x80, 0x00, 0x00

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.17 Loudness Registers (0x91-0x95)

Table 6-18. Loudness Registers Format (0x91-0x95)

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x91	4	Loudness Log2 gain (LG)	u(31:28), LG(27:24), LG(23:16), LG(15:8), LG(7:0)	0xFF, 0xC0, 0x00, 0x00
0,402	8	Loudness Log2 offset (LO)	u(31:24), u(23:16), LO(15:8), LO(7:0)	0x00, 0x00, 0x00, 0x00
0x92	0	Loudness Log2 LO	LO(31:24), LO(23:16), LO(15:8), LO(7:0)	0x00, 0x00, 0x00, 0x00
0x93	4	Loudness gain (G)	u(31:28), G(27:24), G(23:16), G(15:8), G(7:0)	0x00, 0x00, 0x00, 0x00
0x94	8	Loudness offset upper 16 bits (O)	u(31:24), u(23:16), O(15:8), O(7:0)	0x00, 0x00, 0x00, 0x00
0x94	0	Loudness offset lower 32 bits (O)	O(31:24), O(23:16), O(15:8), O(7:0)	0x00, 0x00, 0x00, 0x00
		Loudness biquad (b0)	u(31:28), b0(27:24), b0(23:16), b0(15:8), b0(7:0)	0x00, 0x00, 0xD5, 0x13
		Loudness biquad (b1)	u(31:28), b1(27:24), b1(23:16), b1(15:8), b1(7:0)	0x00, 0x00, 0x00, 0x00
0x95	20	Loudness biquad (b2)	u(31:28), b2(27:24), b2(23:16), b2(15:8), b2(7:0)	0x0F, 0xFF, 0x2A, 0xED
		Loudness biquad (a1)	u(31:28), a1(27:24), a1(23:16), a1(15:8), a1(7:0)	0x00, 0xFE, 0x50, 0x45
		Loudness biquad (a2)	u(31:28), a2(27:24), a2(23:16), a2(15:8), a2(7:0)	0x0F, 0x81, 0xAA, 0x27

6.18 DRC1 Control (0x96, Channels 1–3)

Bits D31–D14 and D7–D6 are *don't care*. Note that there must be a 10-ms delay between a write to register 0x96 and a write to register 0x97.

Table 6-19, DCR1 Control (0x96, Channels 1-3)

				10	able 0-	19. DC	KI CC	ontroi (ux96, Channeis 1–3)
D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
								Unused bits
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
								Unused bits
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
		0	0	_	_	_	_	Channel 3: No DRC
		0	1	_	_	_	-	Channel 3: Pre-volume DRC
		1	0	_	_	_	-	Channel 3: Post-volume DRC
		1	1	_	_	_	_	Channel 3: No DRC
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
		_	_	0	0	_	_	Channel 2: No DRC
		-	-	0	1	_	-	Channel 2: Pre-volume DRC
		_	_	1	0	_	-	Channel 2: Post-volume DRC
		_	_	1	1	_	-	Channel 2: No DRC
						0	0	Channel 1: No DRC
						0	1	Channel 1: Pre-volume DRC
						1	0	Channel 1: Post-volume DRC
						1	1	Channel 1: No DRC

• INSTRUME

www.ti.com

4-Channel Digital Audio PWM Processor

6.19 DRC2 Control (0x97, Channel 4)

Note that there must be a 10-ms delay between a write to register 0x96 and a write to register 0x97.

Table 6-20. DRC2 Control (0x97, Channel 4)

D31-	-D2	D1	D0	FUNCTION			
0	0	0	0	Channel 4: No DRC			
0	0	0	1	Channel 4: Pre-volume DRC			
0	0	1	0	Channel 4: Post-volume DRC			
0	0	1	1	Channel 4: No DRC			

6.20 DRC1 Data Registers (0x98-0x9C)

DRC1 applies to channels 1, 2, and 3.

Table 6-21. DRC1 Data Registers

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x98	0	Channel 1, 2, and 3 DRC1 energy	u(31:28), E(27:24), E(23:16), E(15:8), E(7:0)	0x00, 0x00, 0x88, 0x3F
0x96	8	Channel 1, 2, and 3 DRC1 (1 - energy)	u(31:28), 1-E(27:24), 1-E(23:16), 1-E(15:8), 1-E(7:0)	0x00, 0x7F, 0x77, 0xC0
		Channel 1, 2, and 3 DRC1 threshold upper 16 bits (T1)	u(31:24), u(23:16), T1(15:8), T1(7:0)	0x00, 0x00, 0x00, 0x00
0x99	16	Channel 1, 2, and 3 DRC1 threshold lower 32 bits (T1)	T1(31:24), T1(23:16), T1(15:8), T1(7:0)	0x0B, 0x20, 0xE2, 0xB2
0.899	10	Channel 1, 2, and 3 DRC1 threshold upper 16 bits (T2)	u(31:24), u(23:16), T2(15:8), T2(7:0)	0x00, 0x00, 0x00, 0x00
		Channel 1, 2, and 3 DRC1 threshold lower 32 bits (T2)	T2(31:24), T2(23:16), T2(15:8), T2(7:0)	0x06, 0xF9, 0xDE, 0x58
	12	Channel 1, 2, and 3 DRC1 slope (k0)	u(31:24), u(23:16), T2(15:8), T2(7:0) T2(31:24), T2(23:16), T2(15:8), T2(7:0)	0x00, 0x40, 0x00, 0x00
0x9A		Channel 1, 2, and 3 DRC1 slope (k1)	u(31:24), u(23:16), T1(15:8), T1(7:0) T1(31:24), T1(23:16), T1(15:8), T1(7:0)	0x0F, 0xC0, 0x00, 0x00
		Channel 1, 2, and 3 DRC1 slope (k2)	(a) u(31:24), u(23:16), T2(15:8), T2(7:0) T2(31:24), T2(23:16), T2(15:8), T2(7:0) U(31:24), u(23:16), T1(15:8), T1(7:0) T1(31:24), T1(23:16), T1(15:8), T1(7:0) U(31:28), k0(27:24), k0(23:16), k0(15:8), k0(7:0) U(31:28), k1(27:24), k1(23:16), k1(15:8), k1(7:0)	0x0F, 0x90, 0x00, 0x00
		Channel 1, 2, and 3 DRC1 offset 1 upper 16 bits (O1)	u(31:28), k1(27:24), k1(23:16), k1(15:8), k1(7:0)	0x00, 0x00, 0xFF, 0xFF
0x9B	16	Channel 1, 2, and 3 DRC1 offset 1 lower 32 bits (O1)	u(31:28), k2(27:24), k2(23:16), k2(15:8), k2(7:0)	0xFF, 0x82, 0x30, 0x98
ОХЭБ	10	Channel 1, 2, and 3 DRC1 offset 2 upper 16 bits (O2)	u(31:24), u(23:16), O1(15:8), O1(7:0) O1(31:24), O1(23:16), O1(15:8), O1(7:0)	0x00, 0x00, 0x00, 0x00
		Channel 1, 2, and 3 DRC1 offset 2 lower 32 bits (O2)	u(31:24), u(23:16), O2(15:8), O2(7:0) O2(31:24), O2(23:16), O2(15:8), O2(7:0)	0x01, 0x95, 0xB2, 0xC0
		Channel 1, 2, and 3 DRC1 attack	u(31:28), A(27:24), A(23:16), A(15:8), A(7:0)	0x00, 0x00, 0x88, 0x3F
0x9C	16	Channel 1, 2, and 3 DRC1 (1 – attack)	u(31:28), 1-A(27:24), 1-A(23:16), 1-A(15:8), 1-A(7:0)	0x00, 0x7F, 0x77, 0xC0
UX9C	10	Channel 1, 2, and 3 DRC1 decay	u(31:28), D(27:24), D(23:16), D(15:8), D(7:0)	0x00, 0x00, 0x00, 0x56
		Channel 1, 2, and 3 DRC1 (1 - decay)	u(31:28), 1-D(27:24), 1-D(23:16), 1-D(15:8), 1-D(7:0)	0x00, 0x3F, 0xFF, 0xA8

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.21 DRC2 Data Registers (0x9D-0xA1)

DRC1 applies to channel 4.

Table 6-22. DRC2 Data Registers

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0x9D	8	Channel 4 DRC2 energy	u(31:28), E(27:24), E(23:16), E(15:8), E(7:0)	0x00, 0x00, 0x88, 0x3F
UX9D	0	Channel 4 DRC2 (1 – Energy)	u(31:28), 1-E(27:24), 1-E(23:16), 1-E(15:8), 1-E(7:0)	0x00, 0x7F, 0x77, 0xC0
		Channel 4 DRC2 threshold upper 16 bits (T1)	u(31:24), u(23:16), T1(15:8), T1(7:0)	0x00, 0x00, 0x00, 0x00
0x9E	16	Channel 4 DRC2 threshold lower 32 bits (T1)	T1(31:24), T1(23:16), T1(15:8), T1(7:0)	0x0B, 0x20, 0xE2, 0xB2
UX9E	10	Channel 4 DRC2 threshold upper 16 bits (T2)	u(31:24), u(23:16), T2(15:8), T2(7:0)	0x00, 0x00, 0x00, 0x00
		Channel 4 DRC2 threshold lower 32 bits (T2)	T2(31:24), T2(23:16), T2(15:8), T2(7:0)	0x06, 0xF9, 0xDE, 0x58
		Channel 4 DRC2 slope (k0)	u(31:28), k0(27:24), k0(23:16), k0(15:8), k0(7:0)	0x00, 0x40, 0x00, 0x00
0x9F	12	Channel 4 DRC2 slope (k1)	u(31:28), k1(27:24), k1(23:16), k1(15:8), k1(7:0)	0x0F, 0xC0, 0x00, 0x00
		Channel 4 DRC2 slope (k2)	u(31:28), k2(27:24), k2(23:16), k2(15:8), k2(7:0)	0x0F, 0x90, 0x00, 0x00
		Channel 4 DRC2 offset 1 upper 16 bits (O1)	u(31:24), u(23:16), O1(15:8), O1(7:0)	0x00, 0x00, 0xFF, 0xFF
040	40	Channel 4 DRC2 offset 1 lower 32 bits (O1)	O1(31:24), O1(23:16), O1(15:8), O1(7:0)	0xFF, 0x82, 0x30, 0x98
0xA0	16	Channel 4 DRC2 offset 2 upper 16 bits (O2)	u(31:24), u(23:16), O2(15:8), O2(7:0)	0x00, 0x00, 0x00, 0x00
		Channel 4 DRC2 offset 2 lower 32 bits (O2)	O2(31:24), O2(23:16), O2(15:8), O2(7:0)	0x01, 0x95, 0xB2, 0xC0
		Channel 4 DRC2 attack	u(31:28), A(27:24), A(23:16), A(15:8), A(7:0)	0x00, 0x00, 0x88, 0x3F
0v.4.1	16	Channel 4 DRC2 (1 – attack)	u(31:28), 1-A(27:24), 1-A(23:16), 1-A(15:8), 1-A(7:0)	0x00, 0x7F, 0x77, 0xC0
0xA1	16	Channel 4 DRC2 decay	u(31:28), D(27:24), D(23:16), D(15:8), D(7:0)	0x00, 0x00, 0x00, 0x56
		Channel 4 DRC2 (1 – decay)	u(31:28), 1-D(27:24), 1-D(23:16), 1-D(15:8), 1-D(7:0)	0x00, 0x3F, 0xFF, 0xA8

6.22 DRC Bypass Registers (0xA2, 0xA3, 0xA8, 0xA9)

DRC bypass/inline for channels 1, 2, 3, and 4 are mapped into registers 0xA2, 0xA3, 0xA8, and 0xA9. 8-bytes are written for each channel. Each gain coefficient is in 28-bit (5.23) format so 0x0080 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper 4 bits not used.

To enable DRC for a given channel (with unity gain), bypass = 0x0000 0000 and inline = 0x0080 0000.

To disable DRC for a given channel, bypass = 0x0080 0000 and inline = 0x0000 0000.

Table 6-23. DRC Bypass Registers Format (0xA2-0xA9)

REGISTER NAME	TOTAL BYTES	CONTENTS	INITIALIZATION VALUE
Channel bass DRC bypass	0	u(31:28), bypass(27:24), bypass(23:16), bypass(15:8), bypass(7:0)	0x00, 0x80, 0x00, 0x00
Channel DRC inline	0	u(31:28), inline(27:24), inline(23:16), inline(15:8), inline(7:0)	0x00, 0x00, 0x00, 0x00

www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.23 4×2 Output Mixer Registers (0xAA and 0xAB)

The pass-through output mixer setting is:

- DAP channel 1 is mapped though the 8 × 2 crossbar mixer (0xAA) to PWM channel 1.
- DAP channel 2 is mapped though the 8 x 2 crossbar mixer (0xAB) to PWM channel 2.

Total data per register is 8 bytes.

Note that the pass-through output mixer configuration (0xD0 bit 30 = 1) is recommended. Using the remapped output mixer configuration (0xD0 bit 30 = 0) increases the complexity of using some features such as volume and mute. See TAS5504A Errata (SLEZ006).

Table 6-24. Output Mixer Control Register Format (Upper 4 Bytes)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0					Select channel 1 to output mixer
0	0	0	1					Select channel 2 to output mixer
0	1	1	0					Select channel 3 to output mixer
0	1	1	1					Select channel 4 to output mixer
				G27	G26	G25	G24	Selected channel gain (upper 4 bits)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
DZ3	DZZ	DZI	D20	פוט	סוס	ווט	סוט	FONCTION
G23	G22	G21	G20	G19	G18	G17	G16	Selected channel gain (continued)
		1	1		1	1	1	
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
G15	G14	G13	G12	G11	G10	G9	G8	Selected channel gain (continued)
_								
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
G7	G6	G5	G4	G3	G2	G1	G0	Selected channel gain (lower 8 bits)

Table 6-25. Output Mixer Control (Lower 4 Bytes)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0					Select channel 1 to output mixer
0	0	0	1					Select channel 2 to output mixer
0	1	1	0					Select channel 3 to output mixer
0	1	1	1					Select channel 4 to output mixer
				G27	G26	G25	G24	Selected channel gain (upper 4 bits)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
G23	G22	G21	G20	G19	G18	G17	G16	Selected channel gain (continued)
	I							
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
G15	G14	G13	G12	G11	G10	G9	G8	Selected channel gain (continued)
		1	1	1	1			
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
G7	G6	G5	G4	G3	G2	G1	G0	Selected channel gain (lower 8 bits)

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.24 4×3 Output Mixer Registers (0xB0-0xB1)

The pass-through output mixer setting is:

- DAP channel 3 is mapped though the 8 × 3 crossbar mixer (0xB0) to PWM channel 3.
- DAP channel 4 is mapped though the 8 × 3 crossbar mixer (0xB1) to PWM channel 4.

Note that the default setting is recommended for most systems. Any variation from this setting increases the complexity of using some features such as volume and mute. See *TAS5504A Errata* (SLEZ009).

Total data per register is 12 bytes.

Table 6-26. Output Mixer Control (Lower 4 Bytes)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0					Select channel 1 to output mixer
0	0	0	1					Select channel 2 to output mixer
0	1	1	0					Select channel 3 to output mixer
0	1	1	1					Select channel 4 to output mixer
				G27	G26	G25	G24	Selected channel gain (upper 4 bits)
D00	Doo	D04	Doo	D40	D40	D47	D40	FUNCTION
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
G23	G22	G21	G20	G19	G18	G17	G16	Selected channel gain (continued)
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
G15	G14	G13	G12	G11	G10	G9	G8	Selected channel gain (continued)
			ı		ı	ı		
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
G7	G6	G5	G4	G3	G2	G1	G0	Selected channel gain (lower 8 bits)

Table 6-27. Output Mixer Control (Middle 4 Bytes)

								, , , ,	
D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION	
0	0	0	0					Select channel 1 to output mixer	
0	0	0	1					Select channel 2 to output mixer	
0	1	1	0					Select channel 3 to output mixer	
0	1	1	1					Select channel 4 to output mixer	
				G27	G26	G25	G24	Selected channel gain (upper 4 bits)	
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION	
G23	G22	G21	G20	G19	G18	G17	G16	Selected channel gain (continued)	
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION	
G15	G14	G13	G12	G11	G10	G9	G8	Selected channel gain (continued)	
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
G7	G6	G5	G4	G3	G2	G1	G0	Selected channel gain (lower 8 bits)	



www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

Table 6-28. Output Mixer Control (Lower 4 Bytes)

	. , , ,										
D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION			
0	0	0	0					Select channel 1 to output mixer			
0	0	0	1					Select channel 2 to output mixer			
0	1	1	0					Select channel 3 to output mixer			
0	1	1	1					Select channel 4 to output mixer			
				G27	G26	G25	G24	Selected channel gain (upper 4 bits)			
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION			
G23	G22	G21	G20	G19	G18	G17	G16	Selected channel gain (continued)			
	1	ı	1	1		ı	1				
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION			
G15	G14	G13	G12	G11	G10	G9	G8	Selected channel gain (continued)			
	1	ı	1	1		ı	1				
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION			
G7	G6	G5	G4	G3	G2	G1	G0	Selected channel gain (lower 8 bits)			

6.25 PSVC Volume Biquad Register (0xCF)

Each gain coefficient is in 28-bit (5.23) format, so 0x8000 0000 is a gain of 1. Each gain coefficient is written as a 32-bit word with the upper four bits not used. Note that this register should be used only with the PSVC feature. For systems not using this feature, it is recommended that this biquad be set to all-pass (default).

Table 6-29. Volume Biquad Register Format (Default = All-pass)

DESCRIPTION	REGISTER FIELD CONTENTS	DEFAULT GAIN COEFFICIENT VALUES			
		DECIMAL	HEX		
b ₀ coefficient	u(31:28), b0(27:24), b0(23:16), b0(15:8), b0(7:0)	1.0	0x00, 0x80 , 0x00, 0x00		
b ₁ coefficient	u(31:28), b1(27:24), b1(23:16), b1(15:8), b1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
b ₂ coefficient	u(31:28), b2(27:24), b2(23:16), b2(15:8), b2(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₁ coefficient	u(31:28), a1(27:24), a1(23:16), a1(15:8), a1(7:0)	0.0	0x00, 0x00, 0x00, 0x00		
a ₂ coefficient	u(31:28), a2(27:24), a2(23:16), a2(15:8), a2(7:0)	0.0	0x00, 0x00, 0x00, 0x00		

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



6.26 Volume, Treble, and Bass Slew Rates Register (0xD0)

Table 6-30. Volume Gain Update Rate (Slew Rate)

D31	D30	D29-D10	D9	D8	FUNCTION
0	0	0	х	х	Remapped output mixer configuration (not recommended)
0	1	0	х	х	Pass-through output mixer configuration (recommended)
0		0	0	0 512-step update at 4 f _S , 42.6 ms at 48 kHz	
0		0	0	1 1024-step update at 4 f _S , 85.3 ms at 48 kHz	
0		0	1	0	2048-step update at 4 f _S , 170 ms at 48 kHz
0		0	1	1	2048-step update at 4 f _S , 170 ms at 48 kHz

Table 6-31. Treble and Bass Gain Step Size (Slew Rate)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No operation
0	0	0	0	0	1	0	0	Minimum rate – Updates every 0.083 ms (every LRCLK at 48 kHz)
0	0	0	0	0	0	0	0	Update ever 0.67 ms (32 LRCLKs at 48 kHz)
0	0	1	1	1	1	1	1	Default rate – Updates every 1.31 ms (63 LRCLKs at 48 kHz). This is the maximum constant time that can be set for all sample rates.
1	1	1	1	1	1	1	1	Minimum rate – Updates every 5.08 ms (every 255 LRCLKs at 48 kHz)

6.27 Volume Registers (0xD1, 0xD2, 0xD7, and 0xD8)

Channels 1, 2, 3, and 4 are mapped into registers 0xD1, 0xD2, 0xD7, and 0xD8. The default for all channels is 0 dB.

Master volume is mapped into register 0xD9. The default for the master volume is mute.

Bits D31-D12 are don't care.

Table 6-32. Volume Registers

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
								Unused bits
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
								Unused bits
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
				V11	V10	V9	V8	Volume
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
V7	V6	V5	V4	V3	V2	V1	V0	Volume

4-Channel Digital Audio PWM Processor
SLES169B-FEBRUARY 2006-REVISED JUNE 2009

www.ti.com

Table 6-33. Master and Individual Volume Controls

VOLUME INDEX (H)	GAIN (dB)				
001	17.75				
002	17.5				
003	17.25				
004	17				
005	16.75				
006	16.5				
007	16.25				
008	16				
009	15.75				
00A	15.5				
00B	15.25				
00C	15				
00D	14.75				
00E	14.5				
00F	14.25				
010	14				
тс)				
044	1				
045	0.75				
046	0.5				
047	0.25				
048	0				
049	-0.25				
04A	-0.5				
04B	-0.75				
04C	-1				
тс)				
1F8	-108				
1F9	-108.25				
1FA	-108.5				
1FB	-108.75				
1FC	-109				
1FD	Mute				
тс					
245	Mute				

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.28 Bass Filter Set Register (0xDA)

The bass and treble bypass registers (0x89–0x90) must be configured as inline (default is bypass).

Table 6-34. Channel 4 Subwoofer

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	No change
0	0	0	0	0	0	0	1	Bass filter set 1
0	0	0	0	0	0	0	0	Bass filter set 2
0	0	0	0	0	1	1	1	Bass filter set 3
0	0	0	0	0	1	0	0	Bass filter set 4
0	0	0	0	0	1	0	1	Bass filter set 5
0	0	0	0	0	1	1	0	Reserved
0	0	0	0	0	1	1	1	Reserved

Table 6-35. Channel 3, 2, 1 (Center, Right Front, and Left Front)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No change
0	0	0	0	0	0	0	1	Bass filter set 1
0	0	0	0	0	0	0	0	Bass filter set 2
0	0	0	0	0	1	1	1	Bass filter set 3
0	0	0	0	0	1	0	0	Bass filter set 4
0	0	0	0	0	1	0	1	Bass filter set 5
0	0	0	0	0	1	1	0	Reserved
0	0	0	0	0	1	1	1	Reserved

www.ti.com

INSTRUMENTS

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.29 Bass Filter Index Register (0xDB)

Index values above 0x24 are invalid. The bass and treble bypass registers (0x89-0x90) must be configured as inline (default is bypass).

Table 6-36. Bass Filter Index Register

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0xDB	4	Bass filter index (BFI)	Ch4_BFI(31:24), NONE(23:16), NONE(15:8), Ch321_BFI(7:0)	0x12, 0xxx, 0xxx, 0x12

Table 6-37. Bass Filter Index Table

TREBLE INDEX VALUE	ADJUSTMENT (DB)	TREBLE INDEX VALUE	ADJUSTMENT (DB)
0x00	18	0x13	-1
0x01	17	0x14	-2
0x02	16	0x15	-3
0x03	15	0x16	-4
0x04	14	0x17	- 5
0x05	13	0x18	-6
0x06	12	0x19	- 7
0x07	11	0x1A	-8
0x08	10	0x1B	-9
0x09	9	0x1C	-10
0x0A	8	0x1D	–11
0x0B	7	0x1E	-12
0x0C	6	0x1F	-13
0x0D	5	0x20	-14
0x0E	4	0x21	–15
0x0F	3	0x22	-16
0x10	2	0x23	-17
0x11	1	0x24	-18
0x12	0		

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.30 Treble Filter Set Register (0xDC)

Bits D31-D27 are *don't care*. The bass and treble bypass registers (0x89-0x90) must be configured as inline (default is bypass).

Table 6-38. Channel 4 Subwoofer

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	No change
0	0	0	0	0	0	0	1	Treble filter set 1
0	0	0	0	0	0	1	0	Treble filter set 2
0	0	0	0	0	1	1	1	Treble filter set 3
0	0	0	0	0	1	0	0	Treble filter set 4
0	0	0	0	0	1	0	1	Treble filter set 5
0	0	0	0	0	1	1	0	Reserved
0	0	0	0	0	1	1	1	Reserved

Table 6-39. Channel 3, 2, 1 (Center, Right Front, and Left Front)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION			
0	0	0	0	0	0	0	0	No change			
0	0	0	0	0	0	0	1	Treble filter set 1			
0	0	0	0	0	0	1	0	Treble filter set 2			
0	0	0	0	0	1	1	1	Treble filter set 3			
0	0	0	0	0	1	0	0	Treble filter set 4			
0	0	0	0	0	1	0	1	Treble filter set 5			
0	0	0	0	0	1	1	0	Reserved			
0	0	0	0	0	1	1	1	Reserved			

www.ti.com

4-Channel Digital Audio PWM Processor

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.31 Treble Filter Index (0xDD)

Index values above 0x24 are invalid. The bass and treble bypass registers (0x89–0x90) must be configured as inline (default is bypass).

Table 6-40. Treble Filter Index Register

I ² C SUB- ADDRESS	TOTAL BYTES	REGISTER NAME	DESCRIPTION OF CONTENTS	DEFAULT STATE
0xDD	4	Treble filter index (BFI)	Ch4_TFI(31:24), NONE(23:16), NONE(15:8), Ch321_TFI(7:0)	0x12, 0x12, 0x12, 0x128

Table 6-41. Treble Filter Index

TREBLE INDEX VALUE	ADJUSTMENT (DB)	TREBLE INDEX VALUE	ADJUSTMENT (DB)
0x00	18	0x13	–1
0x01	17	0x14	-2
0x02	16	0x15	-3
0x03	15	0x16	-4
0x04	14	0x17	- 5
0x05	13	0x18	-6
0x06	12	0x19	- 7
0x07	11	0x1A	-8
0x08	10	0x1B	-9
0x09	9	0x1C	-10
0x0A	8	0x1D	-11
0x0B	7	0x1E	-12
0x0C	6	0x1F	-13
0x0D	5	0x20	-14
0x0E	4	0x21	-15
0x0F	3	0x22	-16
0x10	2	0x23	-17
0x11	1	0x24	-18
0x12	0		

SLES169B-FEBRUARY 2006-REVISED JUNE 2009



www.ti.com

6.32 AM Mode Register (0xDE)

Bits D31-D21 are don't care.

Table 6-42. AM Mode Register

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
								Unused bits
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
			0	_	_	_	-	AM mode disabled
			1	_	_	-	-	AM mode enabled
			-	0	0	_	-	Select sequence 1
			_	0	1	_	-	Select sequence 2
			-	1	0	-	-	Select sequence 3
			-	1	1	-	-	Select sequence 4
			-	_	_	0	-	IF frequency 455
			-	_	_	1	-	IF frequency 262.5
			_	_	_	-	0	Use BCD tuned frequency
			-	_	-	-	1	Use binary tuned frequency

Table 6-43. AM Tuned Frequency Register in BCD Mode (Lower 2 Bytes of 0xDE)

D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
0	0	0	В0	_	_	-	-	BCD frequency (1000s kHz)
_	-	-	-	В3	B2	B1	В0	BCD frequency (100s kHz)
0	0	0	0	0	0	0	0	Default value
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
D7	D6	D5	D4	D3	D2 -	D1 –	D0	FUNCTION BCD frequency (100s kHz)
	_				D2 - B2	D1 - B1	-	

Table 6-44. AM Tuned Frequency Register in Binary Mode (Lower 2 Bytes of 0xDE)

D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION		
0	0	0	0	0	B10	B9	B8	Binary frequency (upper 3 bits)		
0	0	0	0	0	0	0	0	Default value		
D7	DT									
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION		
B7	B6	B5	B4	В3	B2	B1	B0	Binary frequency (lower 8 bits)		

SLES169B-FEBRUARY 2006-REVISED JUNE 2009

6.33 PSVC Range Register (0xDF)

Bits D31-D2 are zero.

Table 6-45. Volume Gain Update Rate (Slew Rate)

D31-D2	D1	D0	FUNCTION
0	0	0	12-dB control range for PSVC
0	0	1	18-dB control range for PSVC
0	1	0	24-dB control range for PSVC
0	1	1	Ignore – retain last value

6.34 General Control Register (0xE0)

Bits D31-D4 are zero. Bits D1 and D0 are don't care.

Table 6-46. General Control Register


D31-D4	D3	D2	D1	D0	FUNCTION
0		0	-	_	Power supply volume control disable
0		1	-	_	Power-supply volume-control enable
0	0	-	-	_	Subwoofer part of PSVC. This bit must always be 0 (D3 is a write-only bit).

6.35 Incremental Multiple-Write Append Register (0xFE)

This is a special register used to append data to a previously opened register. See Multiple-Byte Write, Section 4.4, for programming details.

7 **TAS5504A Example Application Schematic**

The following page contains an example application schematic for the TAS5504A.



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TAS5504APAG	NRND	Production	TQFP (PAG) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5504A
TAS5504APAG.A	NRND	Production	TQFP (PAG) 64	160 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5504A
TAS5504APAGR	NRND	Production	TQFP (PAG) 64	1500 LARGE T&R	Yes	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5504A
TAS5504APAGR.A	NRND	Production	TQFP (PAG) 64	1500 LARGE T&R	Yes	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5504A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5504APAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025




*All dimensions are nominal

Ì	Device	Package Type Package Drawing		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
ı	TAS5504APAGR	TQFP	PAG	64	1500	350.0	350.0	43.0	



www.ti.com 23-May-2025

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS5504APAG	PAG	TQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
TAS5504APAG.A	PAG	TQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025