











CSD25202W15

SLPS508A -JUNE 2014-REVISED JULY 2014

CSD25202W15 20-V P-Channel NexFET™ Power MOSFET

Features


- Low-Resistance
- Small Footprint 1.5 mm x 1.5 mm
- Gate ESD Protection -3 kV
- Pb Free
- **RoHS Compliant**
- Halogen Free
- Gate-Source Voltage Clamp


Applications

- **Battery Management**
- **Battery Protection**

Description

This 21 m Ω , 20 V device is designed to deliver the lowest on resistance and gate charge in a small 1.5 mm x 1.5 mm chip scale package with excellent thermal characteristics in an ultra-low profile. Low on resistance coupled with the small footprint and low profile make the device ideal for battery operated space constrained applications.





Product Summary

$T_A = 25^{\circ}$	°C	TYPICAL VAL	UNIT		
V_{DS}	Drain-to-Source Voltage –20				
Q_g	Gate Charge Total (-4.5 V)	5.8	nC		
Q_{gd}	Gate Charge Gate-to-Drain	0.8	nC		
		$V_{GS} = -1.8 \text{ V}$	40	mΩ	
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = -2.5 V	26	mΩ	
		V _{GS} = -4.5 V 21		mΩ	
V _{GS(th)}	Threshold Voltage	-0.75	V		

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship
CSD25202W15	3000	7-Inch Reel	1.5-mm × 1.5-mm	Tape and
CSD25202W15T	250	7-Inch Reel	Wafer Level Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

	7 1.00010100 1110071111101111 1110	· 3	
T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	-20	V
V _{GS}	Gate-to-Source Voltage	-6	V
	Continuous Drain Current ⁽¹⁾	-4	Α
I _D	Pulsed Drain Current ⁽²⁾	-38	Α
	Continuous Gate Current ⁽¹⁾	-0.5	Α
I _G	Pulsed Gate Current ⁽²⁾	-7	Α
P_D	Power Dissipation	0.5	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C

- (1) Ball limited
- (2) Typical R_{θJA} = 220°C/W, pulse duration ≤100 μs, duty cycle ≤

Gate Charge






Table of Contents

2 3 4	Features Applications Description Revision History Specifications 5.1 Electrical Characteristics 5.2 Thermal Information 5.3 Typical MOSFET Characteristics		7 N II	Device and Documentation Support	8
	5.3 Typical MOSFET Characteristics	4		7.3 Tape and Reel Information	

4 Revision History

Ch	anges from Original (June 2014) to Revision A	Pag	(
•	Corrected "Drain-to-Drain Voltage" to state "Drain-to-Source Voltage"		•

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-20			V
BV_{GSS}	Gate-to-Source Voltage	$V_{DS} = 0 \text{ V}, I_{G} = -250 \mu\text{A}$	-6		-7.2	V
I _{DDS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = -6 V			-100	nA
$V_{GS(th)}$	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.45	-0.75	-1.05	V
		$V_{GS} = -1.8 \text{ V}, I_{DS} = -2 \text{ A}$		40	52	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -2 \text{ A}$		26	32	mΩ
		$V_{GS} = -4.5 \text{ V}, I_{DS} = -2 \text{ A}$		21	26	mΩ
g_{fs}	Transconductance	$V_{DS} = -2 \text{ V}, I_{DS} = -2 \text{ A}$		16		S
DYNAMI	IC CHARACTERISTICS					
C _{ISS}	Input Capacitance			778		pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ f = 1 MHz		400	520	pF
C _{RSS}	Reverse Transfer Capacitance) - 1 Wii 12		21	27	pF
R_{G}	Series Gate Resistance ⁽¹⁾			31		Ω
Q_g	Gate Charge Total (-4.5 V)			5.8	7.5	nC
Q_{gd}	Gate Charge - Gate-to-Drain	$V_{DS} = -10 \text{ V},$		0.8		nC
Q_{gs}	Gate Charge - Gate-to-Source	$I_D = -2 A$		1.1		nC
Q _{g(th)}	Gate Charge at V _{th}			0.6		nC
Q _{OSS}	Output Charge	$V_{DS} = -9.5 \text{ V}, V_{GS} = 0 \text{ V}$		8.7		nC
t _{d(on)}	Turn On Delay Time (2)			15		ns
t _r	Rise Time ⁽²⁾	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		12		ns
t _{d(off)}	Turn Off Delay Time ⁽²⁾	$I_{DS} = -2 \text{ A}, R_G = 2 \Omega$		64		ns
t _f	Fall Time ⁽²⁾			28		ns
DIODE C	CHARACTERISTICS				,	
V_{SD}	Diode Forward Voltage	$I_{DS} = -2 \text{ A}, V_{GS} = 0 \text{ V}$		-0.75	-1	V
Q _{rr}	Reverse Recovery Charge	$V_{SD} = -10 \text{ V}, I_F = -2 \text{ A},$		19		nC
t _{rr}	Reverse Recovery Time	di/dt = 200 A/µs		26		ns

5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JA}$ Junction-to-Ambient Thermal Resistance ⁽¹⁾ Junction-to-Ambient Thermal Resistance ⁽²⁾	Junction-to-Ambient Thermal Resistance ⁽¹⁾		220		°C/W
	Junction-to-Ambient Thermal Resistance (2)		140		C/VV

Product Folder Links: CSD25202W15


Includes gate clamp resistor External R_{G} is in addition to the internal gate clamp resistor

 ⁽¹⁾ Device mounted on FR4 material with minimum Cu mounting area.
 (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.






Typ $R_{\theta JA} = 140^{\circ}\text{C/W}$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Typ $R_{\theta JA} = 220^{\circ}\text{C/W}$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)






Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Threshold Voltage vs Temperature


Figure 7. On-State Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD25202W15




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD25202W15 Package Dimensions





NOTE: All dimensions are in mm (unless otherwise specified)

M0171-01


Pinout

POSITION	DESIGNATION
A1	Gate
A2, B1, B2, C1	Drain
A3, B3, C2, C3	Source

Submit Documentation Feedback





7.2 Recommended Land Pattern




NOTE: All dimensions are in mm (unless otherwise specified)

7.3 Tape and Reel Information







Product Folder Links: CSD25202W15

M0173-01

NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and convection) PbF-reflow compatible

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25202W15	ACTIVE	DSBGA	YZF	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		25202	Samples
CSD25202W15T	ACTIVE	DSBGA	YZF	9	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-55 to 150	25202	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated