













CSD25402Q3A

SLPS454B - DECEMBER 2013 - REVISED JANUARY 2016

CSD25402Q3A -20 V P-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Low R_{DS(on)}
- Pb and Halogen Free
- **RoHS Compliant**
- SON 3.3 mm × 3.3 mm Plastic Package


Applications

- **DC-DC Converters**
- **Battery Management**
- Load Switch
- **Battery Protection**

Description 3

This -20-V, 7.7-mΩ NexFET™ power MOSFET is designed to minimize losses in power conversion load management applications with a SON 3.3 mm x 3.3 mm package that offers an excellent thermal performance for the size of the device.





Product Summary

T _A = 25°	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-source voltage	-20	V	
Q_g	Gate charge total (-4.5 V)	7.5		nC
Q_{gd}	Gate charge gate to drain	1.1	nC	
		$V_{GS} = -1.8 \text{ V}$	74	mΩ
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = -2.5 \text{ V}$	13.3	mΩ
		$V_{GS} = -4.5 \text{ V}$	7.7	mΩ
V_{th}	Threshold voltage	-0.9		V

Ordering Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD25402Q3A	2500	13-Inch Reel	SON 3.3 mm × 3.3	Tape and
CSD25402Q3AT	250	7-Inch Reel	mm Plastic Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

		-	
T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-source voltage	-20	٧
V_{GS}	Gate-to-source voltage	+12 or –12	٧
	Continuous drain current, T _C = 25°C	-76	Α
I_D	Continuous drain current (package limit)	-35	Α
	Continuous drain current ⁽¹⁾	-15	Α
I_{DM}	Pulsed drain current ⁽²⁾	-148	Α
_	Power dissipation ⁽¹⁾	2.8	14/
P_D	Power dissipation, T _C = 25°C	69	W
TJ	Operating junction temperature	-55 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

- (1) Typical $R_{\theta JA} = 45^{\circ}\text{C/W}$ on 1 inch² Cu (2 oz.) on 0.060 inch thick FR4 PCB.
- (2) Max R_{θJC} = 2.3°C/W, pulse duration ≤100 μs, duty cycle ≤1%

Gate Charge






Table of Contents	Tab	le (of (Co	nte	nts
-------------------	-----	------	------	----	-----	-----

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 Device and Documentation Support 7	6.1 Community Resources 6.2 Trademarks 6.3 Electrostatic Discharge Caution 6.4 Glossary 7 Mechanical, Packaging, and Orderable Information 7.1 Q3A Package Dimensions 7.2 Q3A Recommended PCB Pattern 7.3 Q3A Recommended Stencil Pattern 7.4 Q3A Tape and Reel Information
--	--

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision A (July 2015) to Revision B	Pag	JE
•	Updated Package Dimensions drawing		8
•	Updated PCB drawing.		ç
•	Updated Stencil Pattern drawing.		ç

C	hanges from Original (December 2013) to Revision A	Page
•	Added part number to title.	1
•	Added 7-inch reel to Ordering Information table	1
•	Lowered typical R _{BJA} from 55 to 45°C/W in Absolute Maximum Ratings Table footnote.	1
•	Increased max pulsed current to -148 A.	1
•	Added line for max power dissipation with the case temperature held to 25°C in Absolute Maximum Ratings Table.	1
•	Updated pulsed current conditions.	1
•	Updated Figure 1 to a normalized R _{eJC} curve.	4
•	Updated SOA in Figure 10	6

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		'			
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-20			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -16 V			-1	μΑ
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = ±12 V			-100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.65	-0.90	-1.15	V
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$		74	300	mΩ
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = -2.5 \text{ V}, I_D = -10 \text{ A}$		13.3	15.9	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -10 \text{ A}$		7.7	8.9	mΩ
9 _{fs}	Transconductance	$V_{DS} = -10 \text{ V}, I_{D} = -10 \text{ A}$		59		S
DYNAMI	C CHARACTERISTICS				·	
C _{ISS}	Input capacitance			1380	1790	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ f = 1 MHz		763	992	pF
C _{RSS}	Reverse transfer capacitance) = 1 WH 12		39	51	pF
R_G	Series gate resistance			3.7	7.4	Ω
Qg	Gate charge total (-4.5 V)			7.5	9.7	nC
Q_{gd}	Gate charge gate to drain	V 40 V 1 40 A		1.1		nC
Q _{gs}	Gate charge gate to source	$V_{DS} = -10 \text{ V}, I_D = -10 \text{ A}$		2.4		nC
Q _{g(th)}	Gate charge at V _{th}			1.0		nC
Q _{OSS}	Output charge	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}$		7.6		nC
t _{d(on)}	Turn on delay time			10		ns
t _r	Rise time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		7		ns
t _{d(off)}	Turn off delay time	$I_D = -10 \text{ A}$, $R_G = 5 \Omega$		25		ns
t _f	Fall time			12		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode forward voltage	I _S = -10 A, V _{GS} = 0 V		-0.8	-1	V
Q _{rr}	Reverse recovery charge	$V_{DS} = -8.5 \text{ V}, I_F = -10 \text{ A},$		10.3		nC
t _{rr}	Reverse recovery time	di/dt = 200 A/μs		21		ns

5.2 Thermal Information


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			2.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			55	°C/W

 $R_{\theta JC}$ is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.

Copyright © 2013-2016, Texas Instruments Incorporated








Max $R_{\theta JA} = 175^{\circ}C/W$ when mounted on minimum pad area of 2 oz. Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)




Submit Documentation Feedback


Copyright © 2013–2016, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





100

80


 $T_C = 125$ °C

 $T_C = 25^{\circ}C$

 $T_C = -55^{\circ}C$

Figure 2. Saturation Characteristics









Figure 4. Gate Charge

Figure 5. Capacitance






Figure 6. Threshold Voltage vs Temperature


Figure 7. On-State Resistance vs Gate-to-Source Voltage

Submit Documentation Feedback



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$






Figure 9. Typical Diode Forward Voltage




Figure 11. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD25402Q3A



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 Q3A Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. All dimensions do not include mold flash or protrusions.




7.2 Q3A Recommended PCB Pattern



- This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB Attachment application report, SLUA271.
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

7.3 Q3A Recommended Stencil Pattern




1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

Product Folder Links: CSD25402Q3A



7.4 Q3A Tape and Reel Information



Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm, unless otherwise specified
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and convection) PbF reflow compatible

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25402Q3A	ACTIVE	VSONP	DNH	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 150	25402	Samples
CSD25402Q3AT	ACTIVE	VSONP	DNH	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 150	25402	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jan-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD25402Q3A	VSONP	DNH	8	2500	330.0	12.4	3.6	3.6	1.1	8.0	12.0	Q1
CSD25402Q3AT	VSONP	DNH	8	250	180.0	12.4	3.6	3.6	1.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jan-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD25402Q3A	VSONP	DNH	8	2500	340.0	340.0	38.0
CSD25402Q3AT	VSONP	DNH	8	250	190.0	190.0	30.0

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. All dimensions do not include mold flash or protrusions.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 6. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated