www.ti.com

LM2703 Micropower Step-Up DC/DC Converter with 350mA Peak Current Limit

Check for Samples: LM2703

FEATURES

- 350mA, 0.7Ω, Internal Switch
- **Uses Small Surface Mount Components**
- Adjustable Output Voltage up to 21V
- 2.2V to 7V Input Range
- Input Undervoltage Lockout
- 0.01µA Shutdown Current
- Small 5-Lead SOT-23 Package

APPLICATIONS

- **LCD Bias Supplies**
- White LED Back-Lighting
- **Handheld Devices**
- **Digital Cameras**
- **Portable Applications**

DESCRIPTION

The LM2703 is a micropower step-up DC/DC in a small 5-lead SOT-23 package. A current limited, fixed off-time control scheme conserves operating current resulting in high efficiency over a wide range of load conditions. The 22V switch allows for output voltages as high as 21V. The low 400ns off-time permits the use of tiny, low profile inductors and capacitors to minimize footprint and cost in space-conscious portable applications. The LM2703 is ideal for LCD panels requiring low current and high efficiency as well as white LED applications for cellular phone back-lighting. The LM2703 can drive up to 4 white LEDs from a single Li-lon battery.

Typical Application Circuit




Figure 1. Typical 20V Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Connection Diagram

Top View Sw V_{IN} GND SHDN

The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(MAX)$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_D(MAX) = (T_{J(MAX)} - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature.

Figure 2. SOT23-5 $T_{Jmax} = 125$ °C, $\theta_{JA} = 220$ °C/W

PIN DESCRIPTIONS

Pin	Name	Function
1	SW	Power Switch input.
2	GND	Ground.
3	FB	Output voltage feedback input.
4	SHDN	Shutdown control input, active low.
5	V _{IN}	Analog and Power input.

SW (Pin 1): Switch Pin.

This is the drain of the internal NMOS power switch. Minimize the metal trace area connected to this pin to minimize EMI.

GND (Pin 2): Ground Pin.

Tie directly to ground plane.

FB (Pin 3): Feedback Pin.

Set the output voltage by selecting values for R1 and R2 using:

R1 = R2
$$\left(\frac{V_{OUT}}{1.237V} - 1\right)$$
 (1)

Connect the ground of the feedback network to an AGND plane which should be tied directly to the GND pin.

SHDN (Pin 4): Shutdown Pin.

The shutdown pin is an active low control. Tie this pin above 1.1V to enable the device. Tie this pin below 0.3V to turn off the device.

V_{IN} (Pin 5): Input Supply Pin.

Bypass this pin with a capacitor as close to the device as possible.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: LM2703



Absolute Maximum Ratings (1)(2)

V_{IN}	7.5V
SW Voltage	22.5V
FB Voltage	2V
SHDN Voltage	7.5V
Maximum Junction Temp. T _J ⁽³⁾	150°C
Lead Temperature (Soldering 10 sec.)	300°C
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
ESD Ratings ⁽⁴⁾ Human Body Model Machine Model ⁽⁵⁾	2kV 200V

- (1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be ensured. For ensured specifications and test conditions, see the Electrical Characteristics.
- If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- The maximum allowable power dissipation is a function of the maximum junction temperature, T_J(MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: P_D (MAX) = $(T_{J(MAX)} - T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature.
- The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
- ESD susceptibility using the machine model is 150V for SW pin.

Operating Conditions

·	
Junction Temperature (1)	-40°C to +125°C
Supply Voltage	2.2V to 7V
SW Voltage Max.	22V

All limits ensured at room temperature and at temperature extremes. All room temperature limits are 100% production tested or ensured through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Electrical Characteristics

Specifications in standard type face are for $T_J = 25^{\circ}C$ and those in **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40$ °C to +125°C). Unless otherwise specified. $V_{IN} = 2.2$ V.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
I _Q	Device Disabled	FB = 1.3V		40	70	
	Device Enabled	FB = 1.2V		235	300	μA
	Shutdown	SHDN = 0V		0.01	2.5	
V _{FB}	FeedbackTrip Point		1.189	1.237	1.269	V
I _{CL}	Switch Current Limit		275 260	350	400 400	mA
I _B	FB Pin Bias Current	FB = 1.23V ⁽³⁾		30	120	nA
V _{IN}	Input Voltage Range		2.2		7.0	V
R _{DSON}	Switch R _{DSON}			0.7	1.6	Ω
T _{OFF}	Switch Off Time			400		ns

(1) All limits ensured at room temperature and at temperature extremes. All room temperature limits are 100% production tested or ensured through statistical analysis. All limits at temperature extremes are ensured via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Product Folder Links: LM2703

- Typical numbers are at 25°C and represent the most likely norm.
- Feedback current flows into the pin.




Electrical Characteristics (continued)


Specifications in standard type face are for $T_J = 25^{\circ}\text{C}$ and those in **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}\text{C}$ to +125°C). Unless otherwise specified. $V_{IN} = 2.2\text{V}$.


Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
I _{SD}	SHDN Pin Current	SHDN = V _{IN} , T _J = 25°C		0	80	
		SHDN = V _{IN} , T _J = 125°C		15		nA
		SHDN = GND		0		
IL	Switch Leakage Current	V _{SW} = 22V		0.05	5	μΑ
UVP	Input Undervoltage Lockout	ON/OFF Threshold		1.8		V
V _{FB} Hysteresis	Feedback Hysteresis			8		mV
SHDN	SHDN low			0.7	0.3	
Threshold	SHDN High		1.1	0.7		V
θ_{JA}	Thermal Resistance			220		°C/W




Typical Performance Characteristics















Typical Performance Characteristics (continued) SHDN Threshold















Typical Performance Characteristics (continued)









 $V_{OUT} = 20V$, $V_{IN} = 2.5V$ 1) Load, 1mA to 10mA to 1mA, DC

2) V_{OUT} , 200mV/div, AC 3) I_L , 200mA/div, DC

 $T = 50\mu s/div$

Figure 13.

1) SHDN, 1V/div, DC 2) I_L, 200mA/div, DC 3) V_{OUT}, 20V/div, DC

 $T=400\mu s/div$

 $R_L = 1.8k\Omega$

Figure 14.



OPERATION





Figure 15. LM2703 Block Diagram



 $V_{OUT} = 20V, V_{IN} = 2.5V$

- 1) V_{SW}, 20V/div, DC
- 2) Inductor Current, 200mA/div, DC
- 3) V_{OUT}, 200mV/div, AC

 $T = 4\mu s/div$

Figure 16. Typical Switching Waveform

The LM2703 features a constant off-time control scheme. Operation can be best understood by referring to Figure 15 and Figure 16. Transistors Q1 and Q2 and resistors R3 and R4 of Figure 15 form a bandgap reference used to control the output voltage. When the voltage at the FB pin is less than 1.237V, the Enable Comp in Figure 15 enables the device and the NMOS switch is turned on pulling the SW pin to ground. When the NMOS switch is on, current begins to flow through inductor L while the load current is supplied by the output capacitor C_{OUT} . Once the current in the inductor reaches the current limit, the CL Comp trips and the 400ns One Shot turns



off the NMOS switch. The SW voltage will then rise to the output voltage plus a diode drop and the inductor current will begin to decrease as shown in Figure 16. During this time the energy stored in the inductor is transferred to C_{OUT} and the load. After the 400ns off-time the NMOS switch is turned on and energy is stored in the inductor again. This energy transfer from the inductor to the output causes a stepping effect in the output ripple as shown in Figure 16.

This cycle is continued until the voltage at FB reaches 1.237V. When FB reaches this voltage, the enable comparator then disables the device turning off the NMOS switch and reducing the Iq of the device to 40uA. The load current is then supplied solely by C_{OUT} indicated by the gradually decreasing slope at the output as shown in Figure 16. When the FB pin drops slightly below 1.237V, the enable comparator enables the device and begins the cycle described previously. The \overline{SHDN} pin can be used to turn off the LM2703 and reduce the Iq to 0.01µA. In shutdown mode the output voltage will be a diode drop lower than the input voltage.

APPLICATION INFORMATION

INDUCTOR SELECTION

The appropriate inductor for a given application is calculated using the following equation:

$$L = \left(\frac{V_{OUT} - V_{IN(min)} + V_{D}}{I_{CL}}\right) T_{OFF}$$
(2)

where V_D is the schottky diode voltage, I_{CL} is the switch current limit found in the Typical Performance Characteristics section, and T_{OFF} is the switch off time. When using this equation be sure to use the minimum input voltage for the application, such as for battery powered applications. For the LM2703 constant-off time control scheme, the NMOS power switch is turned off when the current limit is reached. There is approximately a 200ns delay from the time the current limit is reached in the NMOS power switch and when the internal logic actually turns off the switch. During this 200ns delay, the peak inductor current will increase. This increase in inductor current demands a larger saturation current rating for the inductor. This saturation current can be approximated by the following equation:

$$I_{PK} = I_{CL} + \left(\frac{V_{IN(max)}}{L}\right) 200 \text{ns} \tag{3}$$

Choosing inductors with low ESR decrease power losses and increase efficiency.

Care should be taken when choosing an inductor. For applications that require an input voltage that approaches the output voltage, such as when converting a Li-lon battery voltage to 5V, the 400ns off time may not be enough time to discharge the energy in the inductor and transfer the energy to the output capacitor and load. This can cause a ramping effect in the inductor current waveform and an increased ripple on the output voltage. Using a smaller inductor will cause the I_{PK} to increase and will increase the output voltage ripple further. This can be solved by adding a 4.7pF capacitor across the I_{PK} feedback resistor (Figure 15) and slightly increasing the output capacitor. A smaller inductor can then be used to ensure proper discharge in the 400ns off time.

DIODE SELECTION

To maintain high efficiency, the average current rating of the schottky diode should be larger than the peak inductor current, I_{PK} . Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage.

CAPACITOR SELECTION

Choose low ESR capacitors for the output to minimize output voltage ripple. Multilayer ceramic capacitors are the best choice. For most applications, a $1\mu F$ ceramic capacitor is sufficient. For some applications a reduction in output voltage ripple can be achieved by increasing the output capacitor.


Local bypassing for the input is needed on the LM2703. Multilayer ceramic capacitors are a good choice for this as well. A 4.7µF capacitor is sufficient for most applications. For additional bypassing, a 100nF ceramic capacitor can be used to shunt high frequency ripple on the input.

Product Folder Links: LM2703



LAYOUT CONSIDERATIONS

The input bypass capacitor C_{IN} , as shown in Figure 1, must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100nF bypass capacitor can be placed in parallel with C_{IN} to shunt any high frequency noise to ground. The output capacitor, C_{OUT} , should also be placed close to the IC. Any copper trace connections for the Cout capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors R1 and R2, should be kept close to the FB pin to minimize copper trace connections that can inject noise into the system. The ground connection for the feedback resistor network should connect directly to an analog ground plane. The analog ground plane should tie directly to the GND pin. If no analog ground plane is available, the ground connection for the feedback network should tie directly to the GND pin. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency.



C_{IN}: Taiyo Yuden Ceramic C_{OUT}: Taiyo Yuden Ceramic L: Coilcraft DT1608C-103 or Murata LQY33PN100M02 (low profile) D: Motorola MBRM130LT3

Figure 17. White LED Application




Figure 18. Li-Ion 5V Application






Figure 19. Li-lon 12V Application




Figure 20. 5V to 12V Application



REVISION HISTORY

Changes from Revision E (May 2013) to Revision F						
•	Changed layout of National Data Sheet to TI format	11				

www.ti.com 27-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2703MF-ADJ	LIFEBUY	SOT-23	DBV	5	1000	Non-RoHS & Green	(6) Call TI	Level-1-260C-UNLIM	-40 to 125	S48B	
LM2703MF-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	S48B	Samples
LM2703MFX-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	S48B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 27-Feb-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2703MF-ADJ	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2703MF-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2703MFX-ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2703MF-ADJ	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM2703MF-ADJ/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM2703MFX-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated