

SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832 High Frequency 2.0A Load - Step-Down DC-DC Regulator

Check for Samples: LM2832


FEATURES

- Input Voltage Range of 3.0V to 5.5V
- Output Voltage Range of 0.6V to 4.5V
- 2.0A Output Current
- High Switching Frequencies
 - 1.6MHz (LM2832X)
 - 0.55MHz (LM2832Y)
 - 3.0MHz (LM2832Z)
- 150mΩ PMOS Switch
- 0.6V, 2% Internal Voltage Reference
- Internal Soft-Start
- Current Mode, PWM Operation
- Thermal Shutdown
- Over Voltage Protection

APPLICATIONS


- Local 5V to Vcore Step-Down Converters
- Core Power in HDDs
- Set-Top Boxes
- USB Powered Devices
- DSL Modems

Typical Application Circuit



DESCRIPTION


The LM2832 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6 Pin WSON and a 8 Pin eMSOP-PowerPAD package. It provides all the active functions to provide local DC/DC conversion with fast transient response and accurate regulation in the smallest possible PCB area. With a minimum of external components, the LM2832 is easy to use. The ability to drive 2.0A loads with an internal 150 m^Ω PMOS switch using state-of-the-art 0.5 µm BiCMOS technology results in the best power density available. The world-class control circuitry allows on-times as low as 30ns, thus supporting exceptionally high frequency conversion over the entire 3V to 5.5V input operating range down to the minimum output voltage of 0.6V. Switching frequency is internally set to 550 kHz, 1.6 MHz, or 3.0 MHz, allowing the use of extremely small surface mount inductors and chip capacitors. Even though the operating frequency is high, efficiencies up to 93% are easy to achieve. External shutdown is included, featuring an ultra-low stand-by current of 30 nA. The LM2832 utilizes current-mode control and internal compensation to provide high-performance regulation over a wide range of operating conditions. Additional features include internal soft-start circuitry to reduce inrush current, pulse-by-pulse current limit, thermal shutdown, and output over-voltage protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Connection Diagrams






Figure 1. 6-Pin WSON

Figure 2. 8-Pin eMSOP-PowerPAD

PIN DESCRIPTIONS 8-PIN eMSOP-PowerPAD

Pin	Name	Function	
1	VIND	Power Input supply.	
2	VINA	Control circuitry supply voltage. Connect VINA to VIND on PC board.	
3, 5, 7	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.	
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater that VIN + 0.3V.	
6	FB	Feedback pin. Connect to external resistor divider to set output voltage.	
8	SW	Output switch. Connect to the inductor and catch diode.	
DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.	

PIN DESCRIPTIONS 6-PIN WSON

Pin	Name	Function			
1	FB	Feedback pin. Connect to external resistor divider to set output voltage.			
2	GND	gnal and power ground pin. Place the bottom resistor of the feedback network as close as ssible to this pin.			
3	SW	it switch. Connect to the inductor and catch diode.			
4	VIND	ower Input supply.			
5	VINA	ontrol circuitry supply voltage. Connect VINA to VIND on PC board.			
6	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater th $VINA + 0.3V$.			
DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.			



SNVS455A -AUGUST 2006-REVISED APRIL 2013

Absolute Maximum Ratings⁽¹⁾ ⁽²⁾

	-0.5V to 7V
	-0.5V to 3V
	-0.5V to 7V
	-0.5V to 7V
	2kV
	150°C
	−65°C to +150°C
Infrared or Convection Reflow (15 sec)	220°C
	Infrared or Convection Reflow (15 sec)

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Range indicates conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications. Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.

(3)

Operating Ratings

VIN	3V to 5.5V
Junction Temperature	−40°C to +125°C



www.ti.com

Electrical Characteristics

VIN = 5V unless otherwise indicated under the **Conditions** column. Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		WSON-6 Package	0.588	0.600	0.612		
V_{FB}	Feedback Voltage	eMSOP-PowerPAD-8 Package	0.584	0.600	0.616	V	
ΔV _{FB} /V _{IN}	Feedback Voltage Line Regulation	$V_{IN} = 3V$ to $5V$		0.02		%/\	
I _B	Feedback Input Bias Current			0.1	100	nA	
		V _{IN} Rising		2.73	2.90	V	
UVLO	Undervoltage Lockout	V _{IN} Falling	1.85	2.3			
	UVLO Hysteresis			0.43		V	
		LM2832-X	1.2	1.6	1.95		
F _{SW}	Switching Frequency	LM2832-Y	0.4	0.55	0.7	MH	
		LM2832-Z	2.25	3.0	3.75		
		LM2832-X	86	94		%	
D _{MAX}	Maximum Duty Cycle	LM2832-Y	90	96			
		LM2832-Z	82	90			
		LM2832-X		5		%	
D _{MIN}	Minimum Duty Cycle	LM2832-Y		2			
		LM2832-Z		7			
		WSON-6 Package		150			
R _{DS(ON)}	Switch On Resistance	eMSOP-PowerPAD-8 Package		155	240	mΩ	
I _{CL}	Switch Current Limit	V _{IN} = 3.3V	2.4	3.25		A	
	Shutdown Threshold Voltage				0.4		
V _{EN_TH}	Enable Threshold Voltage		1.8			V	
I _{SW}	Switch Leakage			100		nA	
I _{EN}	Enable Pin Current	Sink/Source		100		nA	
		LM2832X V _{FB} = 0.55		3.3	5	mA	
	Quiescent Current (switching)	LM2831Y V _{FB} = 0.55		2.8	4.5		
IQ		LM2832Z V _{FB} = 0.55		4.3	6.5	1	
	Quiescent Current (shutdown)	All Options $V_{EN} = 0V$		30		nA	
θ_{JA}	Junction to Ambient 0 LFPM Air Flow ⁽¹⁾	WSON-6 and eMSOP- PowerPAD-8 Packages		80		°C/	
θ_{JC}	Junction to Case ⁽¹⁾	WSON-6 and eMSOP- PowerPAD-8 Packages		18		°C/	
T _{SD}	Thermal Shutdown Temperature			165		°C	


(1) Applies for packages soldered directly onto a 3" x 3" PC board with 2oz. copper on 4 layers in still air.





www.ti.com

Typical Performance Characteristics


All curves taken at VIN = 5.0V with configuration in typical application circuit shown in Applications Information section of this datasheet. $T_J = 25^{\circ}$ C, unless otherwise specified.







Load Regulation Vin = 5V, Vo = 1.8V (All Options)




LOAD (A)

Figure 7.

LM2832

www.ti.com




6



SNVS455A -AUGUST 2006-REVISED APRIL 2013

Typical Performance Characteristics (continued)

All curves taken at VIN = 5.0V with configuration in typical application circuit shown in Applications Information section of this datasheet. $T_J = 25^{\circ}C$, unless otherwise specified.





10³

104

FREQUENCY


Figure 21.





Simplified Block Diagram

10⁵





뗭

10²

www.ti.com



APPLICATIONS INFORMATION

THEORY OF OPERATION

The LM2832 is a constant frequency PWM buck regulator IC that delivers a 2.0A load current. The regulator has a preset switching frequency of 1.6MHz or 3.0MHz. This high frequency allows the LM2832 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space. The LM2832 is internally compensated, so it is simple to use and requires few external components. The LM2832 uses current-mode control to regulate the output voltage. The following operating description of the LM2832 will refer to the Simplified Block Diagram (Figure 23) and to the waveforms in Figure 24. The LM2832 supplies a regulated output voltage by switching the internal PMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal PMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN}, and the inductor current (I_{I}) increases with a linear slope. I_{I} is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{RFF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through the Schottky catch diode, which forces the SW pin to swing below ground by the forward voltage (V_D) of the Schottky catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.




Figure 24. Typical Waveforms

SOFT-START

This function forces V_{OUT} to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0V to its nominal value of 0.6V in approximately 600 µs. This forces the regulator output to ramp up in a controlled fashion, which helps reduce inrush current.

OUTPUT OVERVOLTAGE PROTECTION

The over-voltage comparator compares the FB pin voltage to a voltage that is 15% higher than the internal reference V_{REF} . Once the FB pin voltage goes 15% above the internal reference, the internal PMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

UNDERVOLTAGE LOCKOUT

Under-voltage lockout (UVLO) prevents the LM2832 from operating until the input voltage exceeds 2.73V (typ). The UVLO threshold has approximately 430 mV of hysteresis, so the part will operate until V_{IN} drops below 2.3V (typ). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

CURRENT LIMIT

The LM2832 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 3.25A (typ), and turns off the switch until the next switching cycle begins.

THERMAL SHUTDOWN

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

Design Guide

INDUCTOR SELECTION

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V_D) to input voltage (V_{IN}):

$$D = \frac{V_{OUT}}{V_{IN}}$$
(1)

The catch diode (D1) forward voltage drop and the voltage drop across the internal PMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$
(2)

V_{SW} can be approximated by:

 $V_{SW} = I_{OUT} \times R_{DSON}$

The diode forward drop (V_D) can range from 0.3V to 0.7V depending on the quality of the diode. The lower the V_D , the higher the operating efficiency of the converter. The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current.

One must ensure that the minimum current limit (2.4A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

 Δi_L

V_{IN} - V_{OUT}

Т

DTS

$$I_{LPK} = I_{OUT} + \Delta i_L \tag{4}$$

IOUT

Copyright © 2006–2013, Texas Instruments Incorporated

VOUT

L



Τs

$$\frac{V_{IN} - V_{OUT}}{L} = \frac{2\Delta i_L}{DT_S}$$

In general,

$$\Delta i_L = 0.1 \text{ x} (I_{OUT}) \rightarrow 0.2 \text{ x} (I_{OUT})$$

If $\Delta i_{L} = 20\%$ of 2A, the peak current in the inductor will be 2.4A. The minimum ensured current limit over all operating conditions is 2.4A. One can either reduce Δi_{L} , or make the engineering judgment that zero margin will be safe enough. The typical current limit is 3.25A.

www.ti.com

(3)

(5)





The LM2832 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the OUTPUT CAPACITOR for more details on calculating output voltage ripple. Now that the ripple current is determined, the inductance is calculated by:

$$L = \left(\frac{DT_s}{2\Delta i_L}\right) \times (V_{IN} - V_{OUT})$$

where

$$T_{\rm S} = \frac{1}{f_{\rm S}} \tag{8}$$

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 1.0A and the peak current is 1.25A, then the inductor should be specified with a saturation current limit of > 1.25A. There is no need to specify the saturation or peak current of the inductor at the 3.25A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LM2832, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (R_{DCR}) will provide better operating efficiency. For recommended inductors see Example Circuits.

INPUT CAPACITOR

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 22 µF.The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{\text{RMS}_{IN}} \sqrt{D \left[I_{\text{OUT}}^2 (1-D) + \frac{\Delta i^2}{3} \right]}$$
(9)

Neglecting inductor ripple simplifies the above equation to:

$$I_{RMS_{IN}} = I_{OUT} \times \sqrt{D(1 - D)}$$
(10)

It can be shown from the above equation that maximum RMS capacitor current occurs when D = 0.5. Always calculate the RMS at the point where the duty cycle D is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LM2832, leaded capacitors may have an ESL so large that the resulting impedance (2π rfL) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended.

Sanyo POSCAP, Tantalum or Niobium, Panasonic SP, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R type capacitors due to their tolerance and temperature characteristics. Consult capacitor manufacturer datasheets to see how rated capacitance varies over operating conditions.

OUTPUT CAPACITOR

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{OUT} = \Delta I_L \left(R_{ESR} + \frac{1}{8 \text{ x } F_{SW} \text{ x } C_{OUT}} \right)$$

(11)

www.ti.com

(12)

NSTRUMENTS

EXAS

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LM2832, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum of 22 μ F of output capacitance. Capacitance often, but not always, can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R types.

CATCH DIODE

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

 $I_{D1} = I_{OUT} \times (1-D)$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency, choose a Schottky diode with a low forward voltage drop.

OUTPUT VOLTAGE

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_0 and the FB pin. A good value for R2 is $10k\Omega$. When designing a unity gain converter (Vo = 0.6V), R1 should be between 0Ω and 100Ω , and R2 should be equal or greater than $10k\Omega$.

$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$	
\VREF /	(13)
$V_{REF} = 0.60 V$	(14)

PCB LAYOUT CONSIDERATIONS

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration is the close coupling of the GND connections of the input capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the output capacitor, which should be near the GND connections of CIN and D1. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN}, SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 SNVA054 for further considerations and the LM2832 demo board as an example of a four-layer layout.

Calculating Efficiency, and Junction Temperature

The complete LM2832 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{\mathsf{P}_{\mathsf{OUT}}}{\mathsf{P}_{\mathsf{IN}}} \tag{15}$$

Or

$$\eta = \frac{\mathsf{P}_{\mathsf{OUT}}}{\mathsf{P}_{\mathsf{OUT}} + \mathsf{P}_{\mathsf{LOSS}}}$$

(16)

Copyright © 2006–2013, Texas Instruments Incorporated

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.



SNVS455A -AUGUST 2006-REVISED APRIL 2013

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter: switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$
(17)

 V_{SW} is the voltage drop across the internal PFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DSON}$$
(18)

 V_D is the forward voltage drop across the Schottky catch diode. It can be obtained from the diode manufactures Electrical Characteristics section. If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_{OUT} + V_D + V_{DCR}}{V_{IN} + V_D + V_{DCR} - V_{SW}}$$
(19)

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

$$P_{\text{DIODE}} = V_{\text{D}} \times I_{\text{OUT}} \times (1-D)$$
(20)

Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky diode that has a low forward voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{\rm IND} = I_{\rm OUT}^2 \times R_{\rm DCR}$$
⁽²¹⁾

The LM2832 conduction loss is mainly associated with the internal PFET:

$$P_{\text{COND}} = (I_{\text{OUT}}^2 \times D) \left(1 + \frac{1}{3} \times \left(\frac{\Delta i_{\text{L}}}{I_{\text{OUT}}} \right)^2 \right) R_{\text{DSON}}$$
(22)

If the inductor ripple current is fairly small, the conduction losses can be simplified to:

$$P_{COND} = I_{OUT}^2 \times R_{DSON} \times D$$
(23)

Switching losses are also associated with the internal PFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

Switching Power Loss is calculated as follows:

P _{SWR} = 1/2(V _{IN} x I _{OUT} x F _{SW} x T _{RISE})	(24)
$P_{SWF} = 1/2(V_{IN} \times I_{OUT} \times F_{SW} \times T_{FALL})$	(25)
$P_{SW} = P_{SWR} + P_{SWF}$	(26)
Another loss is the power required for operation of the internal circuitry:	
$P_Q = I_Q \times V_{IN}$	(27)

 I_Q is the quiescent operating current, and is typically around 2.5mA for the 0.55MHz frequency option.

Typical Application power losses are:

ISTRUMENTS

(29)

(30)

SNVS455A -AUGUST 2006-REVISED APRIL 2013

Table 1. Power Loss Tabulation

V _{IN}	5.0V		
V _{OUT}	3.3V	P _{OUT}	5.78W
I _{OUT}	1.75A		
V _D	0.45V	P _{DIODE}	262mW
F _{SW}	550kHz		
Ι _Q	2.5mA	P _Q	12.5mW
T _{RISE}	4nS	P _{SWR}	10mW
T _{FALL}	4nS	P _{SWF}	10mW
R _{DS(ON)}	150mΩ	P _{COND}	306mW
IND _{DCR}	50mΩ	P _{IND}	153mW
D	0.667	P _{LOSS}	753mW
η	88%	PINTERNAL	339mW
$\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{II}$	$_{ND} + P_{Q} = P_{LOSS}$		

 $\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_{Q} = P_{LOSS}$

 $\Sigma P_{COND} + P_{SWF} + P_{SWR} + P_{O} = P_{INTERNAL}$

 $P_{INTERNAL} = 339 mW$

Thermal Definitions

 $T_{\rm d}$ Chip junction temperature

T₄ Ambient temperature

Thermal resistance from chip junction to device case RAIC

Thermal resistance from chip junction to ambient air $R_{\theta JA}$

Heat in the LM2832 due to internal power dissipation is removed through conduction and/or convection.

Conduction Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).

Heat Transfer goes as:

Silicon \rightarrow package \rightarrow lead frame \rightarrow PCB

Convection Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{Power}$$

Thermal impedance from the silicon junction to the ambient air is defined as:

$$R_{\theta JA} = \frac{T_J - T_A}{Power}$$

(32)

(31)

The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can greatly effect R_{0.JA}. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Four to six thermal vias should be placed under the exposed pad to the ground plane if the WSON package is used.

Thermal impedance also depends on the thermal properties of the application operating conditions (Vin, Vo, Io etc), and the surrounding circuitry.



Silicon Junction Temperature Determination Method 1:

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to top case temperature.

Some clarification needs to be made before we go any further.

 $R_{\theta JC}$ is the thermal impedance from all six sides of an IC package to silicon junction.

 $R_{\Phi JC}$ is the thermal impedance from top case to the silicon junction.

In this data sheet we will use $R_{\Phi JC}$ so that it allows the user to measure top case temperature with a small thermocouple attached to the top case.

 $R_{\Phi JC}$ is approximately 30°C/Watt for the 6-pin WSON package with the exposed pad. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\Phi JC} = \frac{T_J - T_C}{Power}$$
(33)

Therefore:

$$T_{j} = (R_{\Phi JC} \times P_{LOSS}) + T_{C}$$
(34)

From the previous example:

$$I_j = (R_{\Phi JC} \times P_{INTERNAL}) + I_C$$
 (35)
 $T_j = 30^{\circ}C/W \times 0.339W + T_C$ (36)

The second method can give a very accurate silicon junction temperature.

The first step is to determine $R_{\theta JA}$ of the application. The LM2832 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of about 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the $R_{\theta JA}$ for any application can be characterized during the early stages of the design one may calculate the $R_{\theta JA}$ by placing the PCB circuit into a thermal chamber. Raise the ambient temperature in the given working application until the circuit enters thermal shutdown. If the SW-pin is monitored, it will be obvious when the internal PFET stops switching, indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature, and the ambient temperature $R_{\theta JA}$ can be determined.

$$R_{\theta JA} = \frac{165^{\circ} - Ta}{P_{INTERNAL}}$$
(37)

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

An example of calculating $R_{\theta JA}$ for an application using the Texas Instruments LM2832 WSON demonstration board is shown below.

The four layer PCB is constructed using FR4 with ½ oz copper traces. The copper ground plane is on the bottom layer. The ground plane is accessed by two vias. The board measures 3.0cm x 3.0cm. It was placed in an oven with no forced airflow. The ambient temperature was raised to 126°C, and at that temperature, the device went into thermal shutdown.

From the previous example:

$$P_{INTERNAL} = 339 mW$$

$$R_{\theta JA} = \frac{165^{\circ}C - 126^{\circ}C}{339 \text{ mW}} = 115^{\circ} \text{ C/W}$$

If the junction temperature was to be kept below 125°C, then the ambient temperature could not go above 86°C. $T_i - (R_{\theta JA} \times P_{LOSS}) = T_A$ (40)

SNVS455A -AUGUST 2006-REVISED APRIL 2013

(38)

(39)

16

Submit Documentation Feedback

SNVS455A -AUGUST 2006-REVISED APRIL 2013

125°C - (115°C/W x 339mW) = 86°C



www.ti.com





WSON Package

www.ti.com




Figure 26. Internal WSON Connection

For certain high power applications, the PCB land may be modified to a "dog bone" shape (see Figure 27). By increasing the size of ground plane, and adding thermal vias, the $R_{\theta,JA}$ for the application can be reduced.




Figure 27. 6-Lead WSON PCB Dog Bone Layout

www.ti.com

LM2832X Design Example 1




Figure 28. LM2832X (1.6MHz): Vin = 5V, Vo = 1.2V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number
U1	2.0A Buck Regulator	TI	LM2832X
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A
L1	2.2µH, 3.5A	Coilcraft	DS3316P-222
R2	15.0kΩ, 1%	Vishay	CRCW08051502F
R1	15.0kΩ, 1%	Vishay	CRCW08051502F
R3	100kΩ, 1%	Vishay	CRCW08051003F

Table 2. Bill of Materials



SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832X Design Example 2




Figure 29. LM2832X (1.6MHz): Vin = 5V, Vo = 0.6V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number	
U1	2.0A Buck Regulator	TI	LM2832X	
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M	
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M	
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A	
L1	3.3µH, 3.3A	Coilcraft	DS3316P-332	
R2	10.0kΩ, 1%	Vishay	CRCW08051000F	
R1	00			
R3	100kΩ, 1%	Vishay	CRCW08051003F	

Table 3. Bill of Materials



www.ti.com

LM2832X Design Example 3




Figure 30. LM2832X (1.6MHz): Vin = 5V, Vo = 3.3V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number
U1	2.0A Buck Regulator	ТІ	LM2832X
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A
L1	2.2µH, 2.8A	Coilcraft	ME3220-222
R2	10.0kΩ, 1%	Vishay	CRCW08051002F
R1	45.3kΩ, 1%	Vishay	CRCW08054532F
R3	100kΩ, 1%	Vishay	CRCW08051003F

Table 4. Bill of Materials



SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832Y Design Example 4




Figure 31. LM2832Y (550kHz): Vin = 5V, Vout = 3.3V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number		
U1	1.5A Buck Regulator	TI	LM2832Y		
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
D1, Catch Diode	0.3V _f Schottky 1.5A, 30V _R	TOSHIBA	CRS08		
L1	4.7µH 2.1A	TDK	SLF7045T-4R7M2R0-PF		
R1	10.0kΩ, 1%	Vishay	CRCW08051002F		
R2	10.0kΩ, 1%	Vishay	CRCW08051002F		

Table 5. Bill of Materials



www.ti.com

LM2832Y Design Example 5




Figure 32. LM2832Y (550kHz): Vin = 5V, Vout = 1.2V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number LM2832Y		
U1	1.5A Buck Regulator	ТІ			
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
D1, Catch Diode	0.3V _f Schottky 1.5A, 30V _R	TOSHIBA	CRS08		
L1	6.8µH 1.8A	TDK	SLF7045T-6R8M1R7		
R1	10.0kΩ, 1%	Vishay	CRCW08051002F		
R2	10.0kΩ, 1%	Vishay	CRCW08051002F		

Table 6. Bill of Materials



SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832Z Design Example 6




Figure 33. LM2832Z (3MHz): Vin = 5V, Vo = 3.3V @ 2.0A

Part ID	Part Value	Manufacturer	Part Number LM2832Z		
U1	2.0A Buck Regulator	TI			
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A		
L1	3.3µH, 3.3A	Coilcraft	DS3316P-332		
R2	10.0kΩ, 1%	Vishay	CRCW08051002F		
R1	45.3kΩ, 1%	Vishay	CRCW08054532F		
R3	100kΩ, 1%	Vishay	CRCW08051003F		

Table 7. Bill of Materials

www.ti.com

LM2832Z Design Example 7




Figure 34. LM2832Z (3MHz): Vin = 5V, Vo = 1.2V @ 2.0A


Part ID	Part Value	Manufacturer	Part Number LM2832Z					
U1	2.0A Buck Regulator	TI						
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M					
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M					
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A					
L1	4.7µH, 2.7A	Coilcraft	DS3316P-472					
R2	10.0kΩ, 1%	Vishay	CRCW08051002F					
R1	10.0kΩ, 1%	Vishay	CRCW08051002F					
R3	100kΩ, 1%	Vishay	CRCW08051003F					

Table 8. Bill of Materials



SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832X Dual Converters with Delayed Enabled Design Example 8






Table 9. Bill of Materials

Part ID	Part Value Manufacturer		Part Number		
U1, U2	2.0A Buck Regulator	TI	LM2832X		
U3	Power on Reset	TI	LP3470M5X-3.08		
C1, C3 Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C2, C4 Output Cap	2x22µF, 6.3V, X5R	C3216X5ROJ226M			
C7	Trr delay capacitor	TDK			
D1, D2 Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A		
L1, L2	3.3µH, 2.7A	Coilcraft	ME3220-102		
R2, R4, R5	10.0kΩ, 1%	Vishay	CRCW08051002F		
R1, R6	45.3kΩ, 1%	Vishay	CRCW08054532F		
R3	100kΩ, 1%	Vishay	CRCW08051003F		

SNVS455A -AUGUST 2006-REVISED APRIL 2013

LM2832X Buck Converter & Voltage Double Circuit with LDO Follower Design Example 9




Figure 36. LM2832X (1.6MHz): Vin = 5V, Vo = 3.3V @ 2.0A & LP2986-5.0 @ 150mA

Part ID	Part Value	Manufacturer	Part Number		
U1	2.0A Buck Regulator	TI	LM2832X		
U2	200mA LDO	TI	LP2986-5.0		
C1, Input Cap	22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C2, Output Cap	2x22µF, 6.3V, X5R	TDK	C3216X5ROJ226M		
C3 – C6	2.2µF, 6.3V, X5R	TDK	C1608X5R0J225M		
D1, Catch Diode	0.4V _f Schottky 2A, 20V _R	Diodes Inc.	B220/A		
D2	0.4V _f Schottky 20V _R , 500mA	ON Semi	MBR0520		
L2	10µH, 800mA	CoilCraft	ME3220-103		
L1	2.2µH, 3.5A	CoilCraft	DS3316P-222		
R2	45.3kΩ, 1%	Vishay	CRCW08054532F		
R1 10.0kΩ, 1%		Vishay	CRCW08051002F		

Table 10. Bill of Materials

SNVS455A -AUGUST 2006-REVISED APRIL 2013

Cł	nanges from Original (April 2013) to Revision A	Page
•	Changed layout of National Data Sheet to TI format	26



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM2832XMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SLBB	Samples
LM2832XSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L196B	Samples
LM2832YMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SLCB	Samples
LM2832YSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L197B	Samples
LM2832ZMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SLDB	Samples
LM2832ZSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L198B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



13-Sep-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2832XMY	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2832XMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2832XSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM2832YMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2832YSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM2832ZMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2832ZSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

9-Aug-2022




) — — — — — — — — — — — — — — — — — — —	· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2832XMY	HVSSOP	DGN	8	1000	210.0	185.0	35.0
LM2832XMY/NOPB	HVSSOP	DGN	8	1000	210.0	185.0	35.0
LM2832XSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LM2832YMY/NOPB	HVSSOP	DGN	8	1000	210.0	185.0	35.0
LM2832YSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LM2832ZMY/NOPB	HVSSOP	DGN	8	1000	210.0	185.0	35.0
LM2832ZSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0

PACKAGE OUTLINE

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

- per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NGG0006A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated