



Support & training



OPA656

SBOS196I – DECEMBER 2001 – REVISED FEBRUARY 2024

OPA656 550MHz, Unity-Gain Stable, FET-Input Operational Amplifier

1 Features

- · Wide bandwidth:
 - Gain-bandwidth product: 230MHz
 - Unity-gain bandwidth: 550MHz
 - Large-signal bandwidth (2V_{PP}): 150MHz
- High precision:
 - Input offset voltage: 600µV (maximum)
 - Input offset voltage drift: $6\mu V/^{\circ}C$ (maximum)
- Input voltage noise: 6nV/√Hz
- Input bias current: 2pA
- Low distortion ($R_L = 200\Omega$, $V_O = 2V_{PP}$):
 - HD2, HD3 at 5MHz: -80dBc, -100dBc
- Supply range: 8V to 12V

2 Applications

- High-speed data acquisition (DAQ)
- Medical and chemical analyzers
- Active probes
- Oscilloscopes
- Optical communication modules
- Test and measurement front-ends
- Optical time-domain reflectometry (OTDR)

3 Description

The OPA656 combines a wideband, unity-gain stable, voltage-feedback operational amplifier with a lownoise junction gate field-effect transistor (JFET) input stage to offer an ultra high dynamic-range amplifier for transimpedance applications and high-speed data acquisition front-ends. Extremely low dc errors give good precision in both optical applications and test and measurement.

The OPA656 features ultra-low input voltage noise $(6nV/\sqrt{Hz})$ to achieve a very low integrated noise in transimpedance applications. The combination of high input impedance and low input voltage noise makes the OPA656 an excellent wideband transimpedance amplifier in optical test and communication equipment, as well as medical and scientific instrumentation.

The OPA656 features a wide gain bandwidth of 230MHz. The large-signal bandwidth of 150MHz and low distortion make the OPA656 an excellent choice in high-speed digitizer front-ends, active probes, and other test and measurement front ends.


The OPA656 is specified to operate over the industrial temperature range of -40° C to $+85^{\circ}$ C.

Package Information


PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
OPA656	D (SOIC, 8)	4.9mm × 6mm
OFA030	DBV (SOT-23, 5)	2.9mm × 2.8mm

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



100-kΩ Transimpedance Bandwidth



Wideband Photodiode Transimpedance Amplifier

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Device Comparison Table2
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings
6.3 Recommended Operating Conditions4
6.4 Thermal Information4
6.5 Electrical Characteristics5
6.6 Electrical Characteristics: High Grade DC
Specifications
6.7 Typical Characteristics: V _S = ± 5 V
7 Detailed Description12
7.1 Overview
7.2 Feature Description12


7.3 Device Functional Modes	12
8 Application and Implementation	. 13
8.1 Application Information	. 13
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	19
9.1 Documentation Support.	. 19
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 19
9.4 Trademarks	19
9.5 Electrostatic Discharge Caution	19
9.6 Glossary	19
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 20


4 Device Comparison Table


-										
	DEVICE V _S (V) GBW (MHz)			SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√Hz)	MINIMUM STABLE GAIN (V/V)				
	OPA656	±6	230	550	6	1				
	OPA814	±6.3	250	750	5.3	1				
	OPA817	±6.3	400	1000	4.5	1				
	OPA818	±6.5	2700	1400	2.2	7				
	OPA659	±6.5	350	2550	8.9	1				
	THS4631	±15	210	1000	7	1				



5 Pin Configuration and Functions









Pin Orientation/Package Marking

Figure 5-2. DBV Package, 5-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

PIN				
N	0.	TYPE	DESCRIPTION	
D (SOIC)	DBV (SOT-23)			
1, 5, 8	_	_	No internal connection	
2	4	Input	Inverting input	
3	3	Input	Noninverting input	
4	2	Power	Negative power supply	
7	5	Power	Positive power supply	
6	1	Output	Output of amplifier	
	N (SOIC) 1, 5, 8 2 3 4 7	D DBV (SOIC) 1, 5, 8 — 2 4 3 3 4 2 7 5	NO. DBV (SOT-23) TYPE D DBV (SOT-23) 1, 5, 8 2 4 Input 3 3 Input 4 2 Power 7 5 Power	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN MA	X UNIT
Vs	Supply voltage (total bipolar supplies)	±6	.5 V
	Maximum dV _S /dT for supply turn-on and turn-off ⁽²⁾		1 V/µs
	Internal power dissipation	See Thermal Informatio	1
VI	Input voltage	-V _S + ¹	/ _S V
V _{ID}	Differential input voltage	-V _S + ¹	/s V
l _l	Continuous input current ⁽³⁾	±	l0 mA
I _O	Continuous output current ⁽⁴⁾	±	30 mA
TJ	Junction temperature	1:	50 °C
T _{stg}	Storage temperature	-65 12	25 °C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Staying less than this specification keeps the edge-triggered ESD absorption devices across the supply pins off.

(3) Continuous input current limit for the ESD diodes to supply pins.

(4) Long-term continuous current for electromigration limits.

6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Total supply voltage	8	10	12	V
T _A	Ambient temperature	-40	25	85	°C

6.4 Thermal Information

		OP	A656	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	123	154	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	63.1	88.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.3	55.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	16.1	33.7	°C/W
Y _{JB}	Junction-to-board characterization parameter	65.5	55.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

at $T_A \cong 25^{\circ}$ C, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250 \Omega$, $R_L = 100 \Omega$, and input and output referenced to mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE					
		G = +1 V/V, V_O = 200 m V_{PP} , R_F = 0 Ω		550		
		G = +2 V/V, V _O = 200 mV _{PP}		230		
SSBW	Small-signal bandwidth	G = +5 V/V, V _O = 200 mV _{PP}		59		MHz
		G = +10 V/V, V _O = 200 mV _{PP}		23		
GBW	Gain-bandwidth product	G ≥ 10 V/V		230		MHz
	Bandwidth for 0.1-dB flatness	V_{O} = 200 m V_{PP}		50		MHz
	Peaking at G = +1 V/V	V_0 = 200 m V_{PP} , R_F = 0 Ω		1		dB
LSBW	Large-signal bandwidth	V _O = 2 V _{PP}		130		MHz
SR	Slew rate	V _O = 1-V step		400		V/µs
	Rise-and-fall time	V _O = 0.2-V step		1.3		ns
	Settling time to 0.02%	V _O = 2-V step		19		ns
		f = 5 MHz, V_O = 2 V_{PP} , R_L = 200 Ω		-75		
HD2	Second-order harmonic distortion	f = 5 MHz, V_O = 2 V_{PP} , R_L > 500 Ω		-78		dBc
	Third and a barrier with the time	f = 5 MHz, V_0 = 2 V_{PP} , R_L = 200 Ω		-90		
HD3	Third-order harmonic distortion	f = 5 MHz, V_O = 2 V_{PP} , R_L > 500 Ω		-100		dBc
e _N	Input voltage noise	f > 100 kHz		6		nV/√ Hz
	Input current noise	f = 100 kHz		5		fA/√Hz
DC PER	FORMANCE		1			
	Open-loop voltage gain	$V_{O} = 0 V$	60	75		
A _{OL}		$V_{O} = 0 V$, $T_{A} = -40^{\circ}C$ to +85°C	58			dB
.,		V _{CM} = 0 V		±0.2	±1.8	
V _{OS}	Input-referred offset voltage	$V_{CM} = 0 V$, $T_A = -40^{\circ}C$ to +85°C			±2.6	mV
		V _{CM} = 0 V		±2	±12	
	Input offset voltage drift ⁽¹⁾	$V_{CM} = 0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±12	µV/°C
		V _{CM} = 0 V		±2	±20	
IB	Input bias current	$V_{CM} = 0 V$, $T_A = -40^{\circ}C$ to +85°C			±5000	pА
		V _{CM} = 0 V		±1	±20	
l _{OS}	Input offset current	$V_{CM} = 0 V$, $T_A = -40^{\circ}C$ to +85°C			±5000	pА
INPUT						
			2.1	2.75		
CMIR	Most positive input voltage ⁽²⁾	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2			V
	(2)			-4.3	-3.9	
CMIR	Most negative input voltage ⁽²⁾	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			-3.7	V
			2.6	3.25		
CMIR	Most positive input voltage ⁽³⁾	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.4			V
				-4.5	-4	
CMIR	Most negative input voltage ⁽³⁾	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			-3.8	V
		V _{CM} = ±0.5 V	80	90		
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 0.5 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	76			dB
	Input impedance common-mode			10 ¹² 0.4		Ω pF
	Input impedance differential mode			10 ¹⁰ 2.6		Ω pF



6.5 Electrical Characteristics (continued)

at $T_A \cong 25^{\circ}$ C, $V_S = \pm 5$ V, $G = \pm 2$ V/V, $R_F = 250 \Omega$, $R_L = 100 \Omega$, and input and output referenced to mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	г					
		No Load	±3.7	±3.9		
	Voltage output swing	R _L = 100 Ω	±3.3	±3.5		V
		R_L = 100 Ω, T_A = -40°C to +85°C	±3.1			
	Current output, coursing		50	70	m	mA
	Current output, sourcing	$T_A = -40^{\circ}C$ to +85°C	45			ШA
	Current output, sinking			-70	-50	mA
	Current output, sinking	$T_A = -40^{\circ}C$ to +85°C			-45	mA
	Closed-loop output impedance	G = +1 V/V, f = 0.1 MHz		0.01		Ω
POWER	SUPPLY					
	Specified operating voltage			±5		V
	Maximum an arcting voltage range				±6	V
	Maximum operating voltage range	$T_A = -40^{\circ}C$ to +85°C			±6	v
	Quiescent current		11.7	15	16.7	
IQ		$T_A = -40^{\circ}C$ to +85°C	11.1		16.8	mA
+PSRR	Depitive newer oursely rejection ratio	+V _S = 4.5 to 5.5 V	72	85		dB
TPORK	Positive power-supply rejection ratio	$+V_{\rm S} = 4.5$ to 5.5 V, $T_{\rm A} = -40^{\circ}$ C to $+85^{\circ}$ C	68			uр
DODD		$-V_{\rm S} = -4.5$ to -5.5 V	56	80		
-PSRR	Negative power-supply rejection ratio	$-V_{S} = -4.5$ to -5.5 V, $T_{A} = -40^{\circ}$ C to $+85^{\circ}$ C	52			dB

(1) Based on electrical characterization of 32 devices. Minimum and maximum values are not specified by final automated test equipment (ATE) nor by QA sample testing. Typical specifications are ±1 sigma.

(2) Tested at 3 dB less than minimum specified CMRR at ±CMIR limits.

(3) Input range to give > 53-dB CMRR.

6.6 Electrical Characteristics: High Grade DC Specifications


at $T_A \cong 25^{\circ}$ C, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250 \Omega$, $R_L = 100 \Omega$, and input and output referenced to mid-supply (unless otherwise noted)⁽¹⁾

	PARAMETER		MIN	NOM	MAX	UNIT
V	Input referred effect veltage	V _{CM} = 0 V		±0.1	±0.6	mV
V _{OS}	Input-referred offset voltage	$V_{CM} = 0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mv		
	Input offect voltage drift	V _{CM} = 0 V		±2	μV/°C	
	Input offset voltage drift	$V_{CM} = 0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				μν/ Ο
1	Input biog ourrent	V _{CM} = 0 V		±2		~ A
IB	Input bias current	$V_{CM} = 0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±1250	±1250 pA
	Input offset current	V _{CM} = 0 V		±1	±20	- pA
l _{OS}		$V_{CM} = 0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±1250	
CMRR	Common-mode rejection ratio	V _{CM} = ±0.5 V	84	95		dB
CIVIER		$V_{CM} = \pm 0.5 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	83			uВ
+PSRR	Desitive newer supply rejection ratio	$+V_{\rm S} = 4.5$ to 5.5 V	74	90		dB
+PSKK	Positive power-supply rejection ratio	$+V_{S} = 4.5 \text{ to } 5.5 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	70			
-PSRR	Negative newer supply rejection ratio	$-V_{\rm S} = -4.5$ to -5.5 V	62	85		dB
-rokk	Negative power-supply rejection ratio	$-V_{S} = -4.5$ to -5.5 V, $T_{A} = -40^{\circ}$ C to $+85^{\circ}$ C	58			uВ


(1) All other specifications are the same as the standard-grade.



6.7 Typical Characteristics: V_S = ±5 V




6.7 Typical Characteristics: V_S = ±5 V (continued)






6.7 Typical Characteristics: V_S = ±5 V (continued)




6.7 Typical Characteristics: V_S = ±5 V (continued)





6.7 Typical Characteristics: $V_S = \pm 5 V$ (continued)





7 Detailed Description

7.1 Overview

The OPA656 is a high gain-bandwidth, voltage-feedback operational amplifier featuring a low-noise JFET input stage. The OPA656 is compensated to be unity-gain stable and finds wide use in applications that require high input impedance, such as optical front-end applications and test and measurement systems. For the best dc precision, a high-grade version (OPA656UB or OPA656NB) is available that specifies the key dc parameters to even tighter limits.

7.2 Feature Description

7.2.1 Input and ESD Protection

The OPA656 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the table of *Absolute Maximum Ratings*. Figure 7-1 shows how all device pins are protected with internal ESD protection diodes to the power supplies.




Figure 7-1. Internal ESD Protection

Along with ESD protection, these diodes provide moderate protection to input overdrive voltages greater than the supplies. The protection diodes typically support 10 mA of continuous current. Where higher currents are possible (for example, in systems with ±12-V supply parts driving into the OPA656), add current limiting series resistors into the two inputs. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response.

7.3 Device Functional Modes

The OPA656 has a single functional mode and is operational when the power-supply voltage is greater than 8 V. The maximum power supply voltage for the OPA656 is 12 V (\pm 6 V). The OPA656 can be operated on both single and dual supplies.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Wideband, Noninverting Operation

The OPA656 provides a unique combination of a broadband, unity gain stable, voltage-feedback amplifier with the dc precision of a trimmed JFET-input stage. The very high gain bandwidth product (GBP) of 230 MHz can be used to either deliver high signal bandwidths for low-gain buffers, or to deliver broadband, low-noise transimpedance bandwidth to photodiode-detector applications. To achieve the full performance of the OPA656, careful attention to printed-circuit-board (PCB) layout and component selection is required, as discussed in the remaining sections of this data sheet.

Figure 8-1 shows the noninverting gain of +2 V/V circuit used as the basis for most of the *Typical Characteristics*. Most of the curves were characterized using signal sources with $50-\Omega$ driving impedance, and with measurement equipment presenting a $50-\Omega$ load impedance. In Figure 8-1, the $50-\Omega$ shunt resistor at the V₁ terminal matches the source impedance of the test generator, while the $50-\Omega$ series resistor at the V₀ terminal provides a matching resistor for the measurement equipment load. Generally, data sheet voltage swing specifications are at the output pin (V₀ in Figure 8-1) while output power specifications are at the matched $50-\Omega$ load. The total $100-\Omega$ load at the output combined with the $500-\Omega$ total feedback network load, presents the OPA656 with an effective output load of 83 Ω for the circuit of Figure 8-1.




Figure 8-1. Noninverting G = +2 V/V Specifications and Test Circuit

Voltage-feedback operational amplifiers, unlike current feedback products, can use a wide range of resistor values to set the gain. To retain a controlled frequency response for the noninverting voltage amplifier of Figure 8-1, ensure that the parallel combination of $R_F \parallel R_G$ is always < 200 Ω . In the noninverting configuration, the parallel combination of $R_F \parallel R_G$ forms a pole with the parasitic input capacitance at the inverting node of the OPA656 (including layout parasitics). For best performance, ensure this pole is at a frequency greater than the closed-loop bandwidth for the OPA656. For this reason, TI recommends a direct short from the output to the inverting input for the unity-gain follower application.



8.1.2 Wideband, Inverting Gain Operation

The circuit of Figure 8-2 shows the inverting gain of -1 V/V test circuit used for most of the inverting typical characteristics. In this case, an additional resistor R_M is used to achieve the 50- Ω input impedance required by the test equipment using in characterization. This input impedance matching is optional in a circuit board environment where the OPA656 is used as an inverting amplifier at the output of a prior stage.

In this configuration, the feedback resistor acts as an additional load at output in parallel with the 100- Ω load used for test. Increase the R_F value to decrease the loading on the output (improving harmonic distortion) with the constraint that the parallel combination of R_F || R_G < 200 Ω . For higher gains with the dc precision provided by the FET input OPA656, consider the higher gain bandwidth product OPA814 or OPA818.




Figure 8-2. Inverting G = –1 V/V Specifications and Test Circuit

Figure 8-2 also shows the noninverting input tied directly to ground. Often, a bias current canceling resistor to ground is included here to null out the dc errors caused by input bias current effects. This resistor is only useful when the input bias currents are matched. For a JFET part such as the OPA656, the input bias currents do not match but are so low to begin with (< 20 pA) that dc errors due to input bias currents are negligible. Thus, no resistor is recommended at the noninverting inputs for the inverting signal path condition.



8.2 Typical Application

The high GBP and low input voltage and current noise for the OPA656 make the device an excellent wideband transimpedance amplifier for moderate to high transimpedance gains.




Figure 8-3. Wideband, High-Sensitivity, Transimpedance Amplifier

8.2.1 Design Requirements

Design a high-bandwidth, high-gain transimpedance amplifier with the design requirements shown in Table 8-1.

TARGET BANDWIDTH (MHz)	TRANSIMPEDANCE GAIN (KΩ)	PHOTODIODE CAPACITANCE (pF)								
4	100	20								

Table 8-1. Design Requirements

8.2.2 Detailed Design Procedure

Designs that require high bandwidth from a large area detector with relatively high transimpedance gain benefit from the low input voltage noise of the OPA656. This input voltage noise is peaked up over frequency by the diode source capacitance, and can, in many cases, become the limiting factor to input sensitivity. The key elements to the design are the expected diode capacitance (C_D) with the reverse bias voltage (V_B) applied the desired transimpedance gain, R_F , and the GBP for the OPA656 (230 MHz). Figure 8-3 shows a transimpedance circuit with the parameters as described in Table 8-1. With these three variables set (and including the parasitic input capacitance for the OPA656 and the PCB added to C_D), the feedback capacitor value (C_F) can be set to control the frequency response. To achieve a maximally-flat second-order Butterworth frequency response, set the feedback pole to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$$
(1)

The input capacitance of the amplifier is the sum of the common-mode and differential capacitance (0.4 + 2.6) pF. The parasitic capacitance from the photodiode package and the PCB is approximately 0.3 pF. These values result in a total effective input capacitance of C_D = 23.3 pF. From Equation 1, set the feedback pole at 2.8 MHz. Setting the pole at 2.8 MHz requires a total feedback capacitance of 0.57 pF

The approximate –3-dB bandwidth of the transimpedance amplifier circuit is given by:

$$f_{-3dB} = \sqrt{GBP / (2\pi R_F C_D)} Hz$$

Equation 2 estimates a closed-loop bandwidth of 3.96 MHz. The total feedback capacitance for the circuit used in the design is estimated to be 0.6 pF. The total feedback capacitance includes the physical 0.5 pF

Copyright © 2024 Texas Instruments Incorporated

(2)



feedback capacitor in parallel with 100-fF of parasitic capacitance due to the feedback resistor and PCB trace. The parasitic capacitance from the PCB trace can be minimized by removing the ground and power planes in the feedback path. A TINA SPICE simulation of the circuit in Figure 8-3 results in a closed-loop bandwidth of 4.2 MHz.


Figure 8-4 shows the measured output noise of the system. The low-frequency output noise of 40 nV/ \sqrt{Hz} gets input-referred to 0.40 pA/ \sqrt{Hz} . The transimpedance gain resistor is the dominant noise source with the operational amplifier contributing a negligible amount, reflecting one of the main benefits in using a JFET input amplifier in a high-gain transimpedance application. If the total output noise of the TIA is band limited to a frequency less than the feedback pole frequency, a very simple expression for the equivalent output noise voltage can be derived by Equation 3.

$$V_{OUTN} = \sqrt{(I_N R_F)^2 + 4kTR_F + E_N^2 + \frac{(E_N 2\pi C_D R_F F)^2}{3}}$$
(3)

where

- V_{OUTN} = Equivalent output noise when band-limited to F < 1 / (2 Ω RfCf)
- I_N = Input current noise for the operational amplifier inverting input
- E_N = Input voltage noise for the operational amplifier
- C_D = Diode capacitance including operational amplifier and PCB parasitic capacitance
- F = Band-limiting frequency in Hz (usually a postfilter before further signal processing)
- 4 kT = 1.6 e 20 J at T = 290K

Figure 8-5 shows the frequency response of the design. The 4.2-MHz bandwidth of the circuit approximately matches the theoretical value calculated using Equation 2.



8.2.3 Application Curves

8.3 Power Supply Recommendations

The OPA656 is intended to operate on supplies ranging from 8 V to 12 V. The OPA656 supports single-supply, split, balanced, and unbalanced bipolar supplies. The limit to lower supply-voltage operation is the useable input voltage range for the JFET-input stage. Operating from a single supply of 12 V can have numerous advantages. With the negative supply at ground, the dc errors due to the –PSRR term can be minimized. Typically, ac performance improves slightly at 12-V operation with a minimal increase in supply current.



8.4 Layout

8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA656 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following.

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability. On the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band-limiting. Ground and power metal planes act as one of the plates of a capacitor, while the signal trace metal acts as the other separated by PCB dielectric. To reduce this unwanted capacitance, minimize the routing of the feedback network. A plane cutout around and underneath the inverting input pin on all ground and power planes is recommended. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- 2. Minimize the distance (less than 0.25 inches) from the power-supply pins to high-frequency decoupling capacitors. Use high-quality, 100-pF to 0.1-μF, C0G- and NPO-type decoupling capacitors. These capacitors must have voltage ratings at least three times greater than the amplifiers maximum power supplies to provide a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequencies, must be used on the supply pins. These larger capacitors can be placed further from the device and shared among several devices in the same area of the PCB.
- 3. Careful selection and placement of external components preserves the high-frequency performance of the OPA656. Use low-reactance resistors. Small form-factor, surface-mount resistors work best and allow a tighter overall layout. The output pin and inverting input pin are the most sensitive to parasitic capacitance; therefore, always position the feedback and series output resistor, if any, as close as possible to the inverting input and the output pin, respectively.

Place other network components, such as noninverting input termination resistors, close to the package. Even with a low parasitic capacitance at the noninverting input, high external resistor values can create significant time constants that can degrade performance. When the OPA656 is configured as a conventional voltage amplifier, keep the resistor values as low as possible and consistent with the load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because R_F and R_G become part of the output load network of the amplifier.

8.4.1.1 Demonstration Fixtures

Two printed-circuit-boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA656 device in two package options. Both of these are offered as unpopulated PCBs, delivered with a user's guide. Table 8-2 shows the summary information for these fixtures.

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER							
OPA656U	SO-8	DEM-OPA-SO-1A	SBOU009							
OPA656N	SOT23-5	DEM-OPA-SOT-1A	SBOU010							

Table 8-2	Demonstration	Fixtures	hv	Package
	Demonstration	IIALUIES	IJУ	Fachage

Request the demonstration fixtures at the Texas Instruments website (www.ti.com) through the OPA656 product folder.



(5)

8.4.1.2 Thermal Considerations

The OPA656 does not require a heat sink or airflow in most applications. The following section describes how the maximum allowed junction temperature sets the maximum allowed internal power dissipation. Do not allow the maximum junction temperature to exceed 150°C.

The operating junction temperature (T_J) is given by T_A + P_D × R_{0JA}. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}), and additional power dissipated in the output stage (P_{DL}) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the device. The P_{DL} depends on the required output signal and load, but for a grounded resistive load, P_{DL} is at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for balanced, bipolar supplies). Under this condition, P_{DL} = V_S² / (4 × R_L), where R_L includes feedback network loading.

Be aware that the power in the output stage, and not into the load, determines internal power dissipation.

As a worst-case example, compute the maximum T_J using an OPA656N (SOT23-5 package) in the circuit of Figure 8-1 operating at the maximum specified ambient temperature of 85°C and driving a grounded 100- Ω load.

$$P_{\rm D} = 10 \text{ V} \times 16.8 \text{ mA} + 5^2 / (4 \times (100 \ \Omega \parallel 800 \ \Omega)) = 238 \text{ mW}$$
(4)

Maximum T_J = 85°C + (0.238 W × 154°C/W) = 121.6°C.

All actual applications operate at a lower internal power and junction temperature.

8.4.2 Layout Example




Figure 8-6. Layout Recommendation



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, Optical Front-End System Reference Design
- Texas Instruments, Maximizing the Dynamic Range of Analog TIA Front-End technical brief
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 2
- Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (April 2015) to Revision I (February 2024)

- Updated thermal specifications for D and DBV package in *Thermal Information* table......4

Page

OPA656 SBOS196I – DECEMBER 2001 – REVISED FEBRUARY 2024



Page

•	Updated the test conditions to add additional clarity, updated the table format and deleted the Test Level column on <i>Electrical Characteristics</i> table
•	Updated the <i>Electrical Characteristics AC performance</i> section with improved typical small-signal bandwidth, 0.1 dB flatness, large-signal bandwidth, slew rate, voltage noise, and distortion parameters
•	Deleted differential gain and differential phase parameter from <i>Electrical Charactiristics</i> section
•	Changed the input current noise at f = 100 kHz from 1.3 fA/ \sqrt{Hz} to 5 fA/ \sqrt{Hz}
•	Updated the Electrical Characteristics DC Performance, Input, Output, and Power supply sections with
	improved typical open loop gain, CMRR and PSRR parameters5
•	Deleted 0°C to +70°C conditions across <i>Electrical Characteristics</i> section
•	Changed input offset current maximum from ±10 pA to ±20 pA5
•	Changed typical and maximum most negative input voltage for CMRR > 77 dB from -4.5 V and -4 V to -4.3
	V and -3.9 V respectively
•	Changed maximum most negative input voltage at -40°C to +85°C for CMRR > 77 dB from -3.8 V to -3.7 V 5
•	Changed the typical common mode input impedance from 10 ¹² 0.7 to 10 ¹² 0.45
•	Changed the typical differential mode input impedance from 10 ¹² 2.8 to 10 ¹⁰ 2.6
•	Changed minimum sourcing output current over -40°C to +85°C from 46 mA to 45 mA
•	Changed maximum sinking output current over -40°C to +85°C from -46 mA to -45 mA5
•	Changed typical and maximum quiescent current from 14 mA to 15 mA and 16 mA to 16.7 mA respectively5
•	Changed maximum quiescent current over -40°C to +85°C from 16.3 mA to 16.8 mA5
•	Updated the High Grade DC Specifications section with improved typical CMRR and PSRR parameters 6
•	Changed input bias current and input offset current maximum in <i>High Grade DC Specifications</i> section from
	±5 pA to ±20 pA
•	Changed CMRR minimum in High Grade DC Specifications section from 88 dB to 84 dB6
•	Changed CMRR minimum in High Grade DC specifications over -40°C to +85°C from 84 dB to 83 dB 6
•	Updated Typical Characteristics: $V_S = \pm 5 V$ section
•	Changed the continuous current rating of the input protection diodes from 30 mA to 10 mA 12

Changes from Revision G (November 2008) to Revision H (April 2015)

С	hanges from Revision F (March 2006) to Revision G (November 2008)	Page
•	Changed Storage temperature range from –40°C to 125°C to –65°C to 125°C	4
•	Deleted in the DC Performance section: Drift from Input Offset Current specifications	<mark>5</mark>

С	hanges from Revision E (March 2006) to Revision F (November 2008)	Page
•	Added Design-In Tools paragraph and table	17

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA656NB/250	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	B56	Samples
OPA656U	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 656U	
OPA656U/2K5	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 656U	
OPA656UB	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 656U B	
OPA656UB/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA (656U, B 656U) B	Samples
OPA656UG4	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA656U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA656UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA656UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

11-Jun-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA656U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA656UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA656UB/2K5	SOIC	D	8	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

11-Jun-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA656U	D	SOIC	8	75	506.6	8	3940	4.32
OPA656UB	D	SOIC	8	75	506.6	8	3940	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated