

#### **FEATURES**

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{\rm CC} = 5 \, V, \, \bar{T}_{\rm A} = 25^{\circ} \rm C$
- High-Impedance State During Power Up and **Power Down**
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

		W PACKAGE N, OR PW PACKAGE W)
OE1 [ A1 [ A2 [ A3 [ A4 [ A5 [		20 ] V <sub>cc</sub> 19 ] OE2 18 ] Y1 17 ] Y2 16 ] Y3 15 ] Y4
A6 [ A7 [ A8 [ GND [	7 8 9 10	14 ] Y5 13 ] Y6 12 ] Y7 11 ] Y8
	T541FK (TOP VIE) (TOP VIE)	,
A3 3 4 A4 5 A5 6 A6 7	2 1 2	0 19 18 [ Y1 17 [ Y2 16 [ Y3 15 [ Y4

A7 8 Y5

14

9 10 11 12 13 A8 GND Y8

Υ6 У6

# DESCRIPTION/ORDERING INFORMATION

The SN54ABT541 and SN74ABT541B octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

T <sub>A</sub>	P	ACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Reel of 1000	SN74ABT541BN	SN74ABT541BN		
		Tube of 25	SN74ABT541BDW			
	SOIC – DW	Reel of 2000	SN74ABT541BDWR	ABT541B		
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74ABT541BDBR	- AB541B		
	550P - DB	Reel of 2000	SN74ABT541BDBRG4	AD341D		
	TSSOP – PW	Reel of 1050	SN74ABT541BPW	- AB541B		
	1330F - FW	Reel of 2000	SN74ABT541BPWR	AD341D		
	CDIP – J	Reel of 1000	SNJ54ABT541J	SNJ54ABT541J		
–55°C to 125°C	CFP – W	Reel of 510	SNJ54ABT541W	SNJ54ABT541W		
	LCCC – FK	Reel of 2200	SNJ54ABT541FK	SNJ54ABT541FK		

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC-IIB is a trademark of Texas Instruments.



#### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**


The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT541B is characterized for operation from -40°C to 85°C.


	INPUTS	OUTPUTS	
OE1	OE2	Α	Y
L	L	L	L
L	L	н	н
н	х	Х	Z
Х	Н	Х	Z

**FUNCTION TABLE** 



ANSI/IEEE Std 91-1984 IEC and Publication 617-12.

#### LOGIC DIAGRAM (POSITIVE LOGIC)



#### Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high o	r power-off state	-0.5	5.5	V
lo	Current into any output in the low state	SN54ABT541		96	0
		SN74ABT541B		128	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-18	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DB package		115	
		DW package		97	°C/W
		N package		67	-0/00
		PW package		128	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### **Recommended Operating Conditions**<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

		SN54ABT5	41	SN74ABT54	41B	UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate			200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54ABT541, SN74ABT541B **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006

#### ŧ, TEXAS INSTRUMENTS www.ti.com

#### **Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

DADAMETER	TEAT COND	TIONO		T <sub>A</sub> = 25°	С	SN54A	BT51	SN74AB	T541B	
PARAMETER	TEST CONDI	TIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
	$V_{\rm CC} = 5  \rm V,$	I <sub>OH</sub> = -3 mA	3			3		3		V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -24 mA	2			2				v
		I <sub>OH</sub> = -32 mA	2 <sup>(2)</sup>					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.55		0.55			VV
		I <sub>OL</sub> = 64 mA			0.55 <sup>(2)</sup>				0.55	vv
V <sub>hys</sub>				100						mV
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ
I <sub>OZPU</sub>	$V_{\rm CC} = 0$ to 2.1 V, $V_{\rm O} = 0.5$	V to 2.7 V, $\overline{OE} = X$			±50 <sup>(3)</sup>		±50 <sup>(3)</sup>		±50	μΑ
I <sub>OZPD</sub>	$V_{\rm CC} = 2.1 \text{ V to } 0, V_{\rm O} = 0.5$	V to 2.7 V, $\overline{OE} = X$			±50 <sup>(3)</sup>		±50 <sup>(3)</sup>		±50	μΑ
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μΑ
I <sub>off</sub>	$V_{CC} = 0 V,$	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μΑ
I <sub>CEX</sub>	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V},$	Outputs high			50				50	μΑ
I <sub>O</sub>	$V_{\rm CC} = 5.5 V^{(4)},$	V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V,	Outputs high		5	250		250		250	μΑ
	$I_O = 0 V,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		22	30		30		30	mA
		Outputs disabled		1	250		250		250	μA
$\Delta I_{CC}$	V <sub>CC</sub> = 5.5 V,	Outputs enabled			1.5		1.5		1.5	mA
	One input at 3.4 V, Other inputs at V <sub>CC</sub> or	Outputs disabled			50		50		50	μΑ
	GND <sup>(5)</sup>	Control Inputs			1.5		1.2		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Co	V <sub>O</sub> = 2.5 V or 0.5 V			6						pF

All typical values are at V<sub>CC</sub> = 5 V.
 On products compliant to MIL-PRF-38535, this parameter does not apply.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

#### Switching Characteristics, SN54ABT541

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		CC = 5 V, A = 25°C					
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	Α	V	1	2.6	4.1	1	4.6	20	
t <sub>PHL</sub>	A	I	1	2.9	4.2	1	4.7	ns	
t <sub>PZH</sub>	OE	v	1.1	3.1	4.8	1.1	5.4		
t <sub>PZL</sub>	UE	ř	2.1	4.4	5.9	2.1	7	ns	
t <sub>PHZ</sub>	OE	v	2.1	5.1	6.6	2.1	7.5	20	
t <sub>PLZ</sub>	UE	ř	1.7	4.7	6.2	1.7	6.7	ns	

#### Switching Characteristics, SN74ABT541B

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		CC = 5 V, A = 25°C				UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	А	V	1	2	3.2	1	3.9	20
t <sub>PHL</sub>	A	T	1	2.6	3.5	1	3.9	ns
t <sub>PZH</sub>	OE	V	2	3.5	4.5	2	4	20
t <sub>PZL</sub>	ÛE	T	1.9	4	5.1	1.9	5.9	ns
t <sub>PHZ</sub>	ŌĒ	Y	2.2	4.4	5.4	2.2	5.8	20
t <sub>PLZ</sub>	UE	ř	1.5	3	4	1.5	4.4	ns
t <sub>sk(o)</sub> <sup>(1)</sup>					0.5		0.5	ns


(1) Skew between any two outputs of the same package switching in the same direction.

### SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006



#### PARAMETER MEASURMENT INFORMATION



- NOTES: A. C, includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>o</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>r</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9471801Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9471801Q2A SNJ54 ABT541FK	Samples
5962-9471801QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9471801QR A SNJ54ABT541J	Samples
5962-9471801QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9471801QS A SNJ54ABT541W	Samples
SN74ABT541BDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SN74ABT541BDBRE4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SN74ABT541BDBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SN74ABT541BDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B	Samples
SN74ABT541BDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B	Samples
SN74ABT541BDWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B	Samples
SN74ABT541BDWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B	Samples
SN74ABT541BN	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ABT541BN	Samples
SN74ABT541BNSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT541B	Samples
SN74ABT541BPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SN74ABT541BPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SN74ABT541BPWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB541B	Samples
SNJ54ABT541FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9471801Q2A SNJ54 ABT541FK	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54ABT541J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9471801QR A SNJ54ABT541J	Samples
SNJ54ABT541W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9471801QS A SNJ54ABT541W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### OTHER QUALIFIED VERSIONS OF SN74ABT541B :

• Automotive : SN74ABT541B-Q1

• Enhanced Product : SN74ABT541B-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



Texas

\*All dimensions are nominal

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT541BDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ABT541BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ABT541BNSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ABT541BPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT541BDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ABT541BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ABT541BNSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ABT541BPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9471801Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9471801QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74ABT541BDW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ABT541BN	N	PDIP	20	20	506	13.97	11230	4.32
SN74ABT541BPW	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54ABT541FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ABT541W	W	CFP	20	25	506.98	26.16	6220	NA

## **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



## DB0020A

## **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

## **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

### LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



## **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated