## - Member of Texas Instruments Widebus ${ }^{\text {TM }}$ Family

- $5-\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Designed to Be Used in Level-Shifting Applications


## description/ordering information

The SN74CBTD16210 provides 20 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. A diode to $\mathrm{V}_{\mathrm{CC}}$ is integrated in the circuit to allow for level shifting from $5-\mathrm{V}$ signals at the device inputs to $3.3-\mathrm{V}$ signals at the device outputs.
The device is organized as a dual 10 -bit bus switch with separate output-enable ( $\overline{\mathrm{OE}}$ ) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When OE is low, the associated 10 -bit bus switch is on, and port A is connected to port $B$. When $\overline{O E}$ is high, the switch is open, and the high-impedance state exists between the ports.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)


NC - No internal connection

ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SSOP - DL | Tube | SN74CBTD16210DL | CBTD16210 |
|  |  | Tape and reel | SN74CBTD16210DLR |  |
|  | TSSOP - DGG | Tape and reel | SN74CBTD16210DGGR | CBTD16210 |
|  | TVSOP - DGV | Tape and reel | SN74CBTD16210DGVR | CYD210 |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each 10-bit bus switch)

| $\frac{\text { INPUT }}{} \overline{\mathbf{O E}}$ | FUNCTION |
| :---: | :---: |
| L | A port = B port |
| H | Z |

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................... -0.5 V to 7 V


Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): DGG package .................................. $70^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ...................................... $58^{\circ} \mathrm{C} / \mathrm{W}$
DL package ........................................ 63² $\mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | UNIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level control input voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level control input voltage | 2 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | V |  |

In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.
NOTE 3: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | See Figure 2 |  |  |  |  |  |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ or GND |  |  |  | $\pm 1$ |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{I}=0$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1.5 | mA |
| $\Delta_{\mathrm{ClC}}{ }^{\ddagger}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ or 0 |  |  |  | 4.5 |  | pF |
| $\mathrm{Cio}_{\mathrm{io} \text { (OFF) }}$ |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 5.5 |  | pF |
| $\mathrm{r}_{0 n}$ § |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0$ | $I_{1}=64 \mathrm{~mA}$ |  | 5 | 7 | $\Omega$ |
|  |  | $\boldsymbol{I}=30 \mathrm{~mA}$ |  |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \quad \mathrm{I}=15 \mathrm{~mA}$ |  | 35 | 50 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
$\S$ Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two ( A or B ) terminals.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM <br> (INPUT) | TO <br> (OUTPUT) | MIN | MAX |
| :---: | :---: | :---: | :---: | :---: |
| UNIT |  |  |  |  |
| $\mathrm{t}_{\text {pd }}$ II | A or B | B or A |  | 0.25 |
| $\mathrm{t}_{\mathrm{en}}$ | $\overline{\mathrm{OE}}$ | A or B |  |  |
| $\mathrm{t}_{\mathrm{dis}}$ | $\overline{\mathrm{OE}}$ | A or B | 1.5 | 9.8 |

[^0]
## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | 7 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }}$ | Open |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t P H Z$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\quad \mathrm{P} P L H$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS



OUTPUT VOLTAGE HIGH
vs
SUPPLY VOLTAGE


Figure 2. $\mathrm{V}_{\mathrm{OH}}$ Values

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBTD16210DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CBTD16210 | Samples |
| SN74CBTD16210DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CYD210 | Samples |
| SN74CBTD16210DL | ACTIVE | SSOP | DL | 48 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CBTD16210 | Samples |
| SN74CBTD16210DLR | ACTIVE | SSOP | DL | 48 | 1000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CBTD16210 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 (mm) | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBTD16210DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74CBTD16210DGVR | TVSOP | DGV | 48 | 2000 | 330.0 | 16.4 | 7.1 | 10.2 | 1.6 | 12.0 | 16.0 | Q1 |
| SN74CBTD16210DLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBTD16210DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74CBTD16210DGVR | TVSOP | DGV | 48 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74CBTD16210DLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |

## TUBE


— B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T ( $\boldsymbol{\mu m}$ ) | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74CBTD16210DL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |

DL (R-PDSO-G48)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated


[^0]:    IThe propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

