	SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993
<ul> <li>Contains Six Flip-Flops With Single-Rail Outputs</li> </ul>	D OR N PACKAGE (TOP VIEW)
<ul> <li>Buffered Clock and Direct Clear Inputs</li> <li>Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators</li> </ul>	CLR     1     16     V <sub>CC</sub> 1Q     2     15     6Q       1D     3     14     6D       2D     4     13     5D       2Q     5     12     5Q
<ul> <li>Fully Buffered Outputs for Maximum Isolation From External Disturbances</li> </ul>	3D [] 6 11 ]] 4D 3Q [] 7 10 ]] 4Q
<ul> <li>Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs</li> </ul>	GND 8 9 CLK

#### description


This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74F174A is characterized for operation from 0°C to 70°C.

	(each flip-flop)										
	INPUTS	OUTPUT									
CLR	CLK	D	Q								
н	L	Х	Q <sub>0</sub>								
н	$\uparrow$	Н	н								
н	$\uparrow$	L	L								
L	Х	Х	L								

**FUNCTION TABLE** 

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

#### SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage applied to any output in the high state	$\dots \dots \dots \dots -0.5$ V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Ιικ	Input clamp current			-18	mA
IOH	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
Т <sub>А</sub>	Operating free-air temperature	0		70	°C



#### SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COI	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	lı = – 18 mA			- 1.2	V
Vou	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = – 1 mA	2.5	3.4		V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA	2.7			v
V <sub>OL</sub>	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 20 mA		0.3	0.5	V
lj	$V_{CC} = 5.5 V,$	$V_{I} = 7 V$			0.1	mA
Чн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
۱ <sub>IL</sub>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			- 0.6	mA
IOS <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	VO = 0	- 60		- 150	mA
ІССН	V <sub>CC</sub> = 5.5 V,	See Note 2		30	45	mA
ICCL	V <sub>CC</sub> = 5.5 V,	See Note 3		39	55	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTES: 2. I<sub>CCH</sub> is measured with all outputs open, all data inputs and enable input at 4.5 V, and the clock input at 4.5 V after being momentarily grounded.

3. I<sub>CCL</sub> is measured with all outputs open, all data inputs and enable input at 0 V, and the clock input at 4.5 V after being momentarily grounded.

#### timing requirements

			V <sub>CC</sub> =	= 5 V, 25°C	V <sub>CC</sub> = 4.5 T <sub>A</sub> = MIN t	UNIT	
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	100	0	80	MHz
		CLK high	4		4		
tw	Pulse duration	CLK low	6		6		ns
		CLR low	5		5		
		Data high or low	4.5		4.5		
t <sub>su</sub> S	Setup time before CLK↑	CLR high¶	5		5		ns
th	Hold time after CLK↑	Data high or low	0.5		1		ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Inactive-state setup time is also referred to as recovery time.

#### switching characteristics (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	c = 5 V, = 50 pF = 500 Ω = 25°C	,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	<b>;</b> , <u>)</u> ,	UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			100	140		80		MHz
<sup>t</sup> PLH	CLK	Amy O	2.7	4.5	8	2.7	9	
<sup>t</sup> PHL		Any Q	3.4	4.2	10	3.3	11	ns
<sup>t</sup> PHL	CLR	Any Q	4.2	6.3	14	4.2	15	ns

NOTE 4: Load circuits and waveforms are shown in Section 1.





## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74F174AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70	F174A	
SN74F174ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F174A	Samples
SN74F174ADRE4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F174A	Samples
SN74F174AN	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F174AN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F174ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F174ADR	SOIC	D	16	2500	340.5	336.1	32.0

# TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74F174AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74F174AN	N	PDIP	16	25	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated